#### **ABSOLUTE MAXIMUM RATINGS**

(Voltages Referenced to GND.)	
VCC	0.3V to +4.0V
HAP, HAM, DBP, DBM, EN,	
CAD, BA, BB (Note 1)	0.3V to (VCC + 0.3V)
Short-Circuit Output Current	
(HBP, HBM, DAP, DAM)	±30mA
Continuous Current at Inputs	
(HAP, HAM, DBP, DBM)	±5mA
Continuous Current	
(EN, <del>CAD</del> , BA, BB)	±5mA

Continuous Power Dissipation (T <sub>A</sub> = +70°C) 20-Pin TQFN (derate 25.6mW/°C above +70°C)	)°C) 2051mW
Junction-to-Case Thermal Resistance (θJC) (N	lote 2)
20-Pin TQFN	6°C/W
Junction-to-Ambient Thermal Resistance (θJA)	(Note 2)
20-Pin TQFN	39°C/W
Operating Temperature Range	0°C to +70°C
Storage Temperature Range	
Lead Temperature (soldering, 10s)	+300°C

- Note 1: All I/O pins are clamped by internal diodes.
- **Note 2:** Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <a href="https://www.maxim-ic.com/thermal-tutorial">www.maxim-ic.com/thermal-tutorial</a>.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{CC} = +3.0V \text{ to } +3.6V, C_L = 10nF, R_L = 50\Omega, T_A = 0^{\circ}C \text{ to } +70^{\circ}C, \text{ unless otherwise noted.}$  Typical values are at  $V_{CC} = +3.3V, T_A = +25^{\circ}C.)$  (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
Operating Power-Supply Range	Vcc		3.0		3.6	V	
Operating Supply Current	1	BA = BB = VCC		75	100	mA	
Operating Supply Current	Icc	BA = BB = GND		70	90	IIIA	
Power-Down Supply Current	IPWDN	EN = GND or CAD = VCC		0.35	2	mA	
Differential Input Resistance	Z <sub>RX-DIFF-DC</sub>		85	100	115	Ω	
Differential Output Resistance	Z <sub>TX-DIFF-DC</sub>		85	100	115	Ω	
AC PERFORMANCE							
		f = 150MHz to 300MHz			-18		
D'''		f = 300MHz to 600MHz			-14	dB	
Differential Input Return Loss (Note 4)	RL <sub>RX</sub> -DIFF	f = 600MHz to 1200MHz			-10		
(11016-4)		f = 1.2GHz to 2.4GHz			-8		
		f = 2.4GHz to 3.0GHz			-3		
	RLRX-CM	f = 150MHz to 300MHz			-5		
		f = 300MHz to 600MHz			-5	1	
Common-Mode Input Return Loss (Note 4)		f = 600MHz to 1200MHz			-2	dB	
LOSS (NOTE 4)		f = 1.2GHz to 2.4GHz			-2		
		f = 2.4GHz to 3.0GHz			-2		
		f = 150MHz to 300MHz			-14		
5	RLTX-DIFF	f = 300MHz to 600MHz			-8		
Differential Output Return Loss (Note 4)		f = 600MHz to 1200MHz			-6	dB	
(14016-4)		f = 1.2GHz to 2.4GHz			-6	1	
		f = 2.4GHz to 3.0GHz			-3	1	

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(VCC = +3.0V \text{ to } +3.6V, C_L = 10nF, R_L = 50\Omega, T_A = 0^{\circ}C \text{ to } +70^{\circ}C, \text{ unless otherwise noted.}$  Typical values are at  $VCC = +3.3V, T_A = +25^{\circ}C.$ ) (Note 3)

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS
			f = 150MHz to 300MHz			-8	
	RL <sub>TX-CM</sub>	f = 300MHz to 600MHz				-5	dB
Common-Mode Return Loss (Note 4)		f = 600MHz to 1200MHz				-2	
(11016 4)		f = 1.2GHz to 2.4G	Hz			-2	
		f = 2.4GHz to 3.0GHz				-2	1
Differential Input Signal Range	VRX-DFF-PP	SATA 1.5Gbps/3.00	Gbps	220		1600	mV <sub>P-P</sub>
		f = 750MHz	BA = BB = GND	425	525	625	
Differential Output Swing	VTX-DFF-PP	1 = 750WITZ	BA = BB = V <sub>CC</sub>	525	625	725	mV <sub>P-P</sub>
Differential Output Swing	V IX-DFF-PP	f = 1.5GHz	BA = BB = GND	400	500	600	- mvp-p
		T = 1.3GHZ	BA = BB = VCC	500	600	700	
Propagation Delay	tPD				240		ps
Output Rise/Fall Time	t <sub>R/F</sub>	Figure 1, (Notes 4,	5)	67		136	ps
Deterministic Jitter	TTX-DJ-DD	Up to 3.0Gbps (No	tes 4, 6)			15	psp-p
Random Jitter	T <sub>TX-RJ-DD</sub>	Up to 3.0Gbps (Notes 4, 6)				1.8	psRMS
OOB Detector Threshold	Vтн-00в	SATA OOB pattern		50		200	mV <sub>P-P</sub>
OOB Output Startup/Shutdown Time	toob	(Note 7)			3	5	ns
CONTROL LOGIC (BA, BB, EN,	CONTROL LOGIC (BA, BB, EN, CAD)						
Input Logic High	VIH			1.4			V
Input Logic Low	VIL					0.6	V
Input Logic Hysteresis	VHYST				0.1		V
Pullup/Pulldown Input Resistor	Rup/down				330		kΩ
ESD PROTECTION							
All Pins		Human Body Model			±8		kV

Note 3: All devices are 100% production tested at TA = +25°C. All temperature limits are guaranteed by design.

Note 4: Guaranteed by design.


Note 5: Rise and fall times are measured using 20% and 80% levels.


Note 6: DJ measured using K28.5 pattern; RJ measured using D10.2 pattern


Note 7: Total time for OOB detection circuit to enable/squelch the output.


## **Typical Operating Characteristics**


 $(V_{CC} = +3.3V, T_A = +25^{\circ}C, all eye diagrams measured using K28.5 pattern.)$ 






















## **Typical Operating Characteristics (continued)**

 $(V_{CC} = +3.3V, T_A = +25^{\circ}C, all eye diagrams measured using K28.5 pattern.)$ 









Figure 1. Circuit for Measuring tR/F for MAX4951AE (See SATA Specifications for Compliance Measurement)

## Pin Description

PIN	NAME	FUNCTION
1	HAP	Noninverting Input from Host Channel A
2	HAM	Inverting Input from Host Channel A
3, 13, 17, 19	GND	Ground
4	HBM	Inverting Output to Host Channel B
5	HBP	Noninverting Output to Host Channel B
6, 10, 16, 20	Vcc	Positive Supply Voltage Input. Bypass VCC to GND with 0.1µF and 0.001µF capacitors in parallel and as close as possible to the device.
7	EN	Active-High Enable Input. Drive EN low to put device in standby mode. Drive EN high for normal operation. EN is internally pulled down with a $330k\Omega$ (typ) resistor.
8	BB	Channel-B Boost Enable Input. Drive BB high to enable channel-B output boost. Drive BB low for standard SATA output level. BB is internally pulled down with a $330 \mathrm{k}\Omega$ (typ) resistor.
9	ВА	Channel-A Boost Enable Input. Drive BA high to enable channel-A output boost. Drive BA low for standard SATA output level. BA is internally pulled down with a $330k\Omega$ (typ) resistor.
11	DBP	Noninverting Input from Device Channel B
12	DBM	Inverting Input from Device Channel B
14	DAM	Inverting Output to Device Channel A
15	DAP	Noninverting Output to Device Channel A
18	CAD	Active-Low Cable-Detect Input. Drive $\overline{\text{CAD}}$ high to put device in standby mode. Drive $\overline{\text{CAD}}$ low for normal operation. $\overline{\text{CAD}}$ is internally pulled up with a 330k $\Omega$ (typ) resistor.
_	EP	Exposed Pad. Internally connected to GND. EP must be electrically connected to a ground plane for proper thermal and electrical operation.

MIXIM\_\_\_\_\_MIXIM

## Functional Diagram/Truth Table



EN	CAD	STATUS	
0	0	Low-Power Standby	
0	1	Low-Power Standby	
1	0	Active	
1	1	Low-Power Standby	

ВВ	ВА	OUTPUT LEVELS	
0	0	A and B are Standard Levels	
0	1	A is Boosted and B is Standard	
1	0	A is Standard and B is Boosted	
1	1	A and B are Boosted	

Note: BA, BB, and EN are internally pulled down to GND by 330k $\Omega$  resistors.  $\overline{CAD}$  is internally pulled up to  $V_{CC}$  by a 330k $\Omega$  resistor.

### **Detailed Description**

The MAX4951AE consists of two identical buffers that take SATA input signals and return them to full output levels while withstanding ESD events up to  $\pm 8kV$  (HBM). This device functions for SATA I/SATA II applications

#### **Input/Output Terminations**

Inputs and outputs are internally  $50\Omega$  terminated to VCC (see the *Functional Diagram/Truth Table*) and must be AC-coupled to the SATA controller IC and SATA device for proper operation.

#### **OOB Logic**

The MAX4951AE provides full OOB signal support through high-speed amplitude detection circuitry. SATA OOB differential input signals of 50mVp-p or less are detected as off and not passed to the output. This prevents the system from responding to unwanted noise. SATA OOB differential input signals of 200mVp-p or more are detected as on and passed to the output. This allows OOB signals to transmit through the MAX4951AE. The time for the amplitude detection circuit to detect an inactive SATA OOB input and squelch the associated output, or detect an active SATA OOB input and enable the output, is less than 5ns (max).

#### **Enable Input**

The MAX4951AE features an active-high enable input (EN). EN has an internal pulldown resistor of  $330k\Omega$  (typ). When EN is driven low or left unconnected, the MAX4951AE enters low-power standby mode and the buffers are disabled, reducing supply current to  $350\mu$ A (typ). Drive EN high for normal operation.

#### Cable-Detect Input

The MAX4951AE features an active-low cable-detect input (CAD). CAD has an internal pullup resistor of




Figure 2. Human Body ESD Test Model

 $330k\Omega$  (typ). When  $\overline{CAD}$  is driven high or left unconnected, the MAX4951AE enters low-power standby mode and the buffers are disabled, reducing supply current to  $350\mu A$  (typ). This signal is normally driven low by inserting an eSATA cable into a properly wired socket (see Figure 4). If the cable-detect feature is not desired, simply ground this pin.

#### **Output Boost Selection Inputs**

The MAX4951AE has two digital control logic inputs, BA and BB. BA and BB have internal pulldown resistors of  $330 k\Omega$  (typ). BA and BB control the boost level of their corresponding buffers (see the Functional Diagram/Truth Table). Drive BA or BB low or leave unconnected for standard SATA output levels. Drive BA or BB high to boost the output. The boosted output level compensates for attenuation from longer trace-length cables or to meet eSATA specifications.

#### **ESD Protection**

As with all Maxim devices, ESD-protection structures are incorporated on all pins to protect against electrostatic discharges encountered during handling and assembly. The MAX4951AE is protected against ESD up to ±8kV (Human Body Model) without damage. The ESD structures withstand ±8kV in all states: normal operation and powered down. After an ESD event, the MAX4951AE continues to function without latchup.

#### **Human Body Model**

The MAX4951AE is characterized for  $\pm 8 \text{kV}$  ESD protection using the Human Body Model (MIL-STD-883, Method 3015). Figure 2 shows the Human Body Model and Figure 3 shows the current waveform it generates when discharged into a low impedance. This model consists of a 100pF capacitor charged to the ESD voltage of interest that is then discharged into the device through a  $1.5 \text{k}\Omega$  resistor.




Figure 3. Human Body Current Waveform

### **Applications Information**

Figure 4 shows a typical application circuit with the MAX4951AE used to drive an eSATA output. The diagram assumes that the MAX4951AE is close to the SATA host controller. In this application, BB is set low to drive standard SATA levels to the host, and BA is set high to overcome board/connector losses, matching eSATA levels at the connector. If the MAX4951AE is further from the controller, set BB high to compensate for the added attenuation. The MAX4951AE is backward-compatible with the MAX4951 (see Figure 5).

#### **Exposed-Pad Package**

The exposed-pad, 20-pin, TQFN package incorporates features that provide a very low thermal resistance path for heat removal from the IC. The exposed pad on the MAX4951AE must be soldered to GND for proper ther-

mal and electrical performance. For more information on exposed-pad packages, refer to Maxim Application Note 862: *HFAN-08.1: Thermal Considerations of QFN and Other Exposed-Paddle Packages*.

#### Layout

Use controlled-impedance transmission lines to interface with the MAX4951AE high-speed inputs and outputs. Place power-supply decoupling capacitors as close as possible to the VCC pin.

#### **Power Supply Sequencing**

Caution: Do not exceed the absolute maximum ratings because stresses beyond the listed ratings can cause permanent damage to the device.

Proper power-supply sequencing is recommended for all devices. Always apply VCC before applying signals, especially if the signal is not current limited.




Figure 4. Typical Application Circuit




Figure 5. MAX4951 Backward-Compatible Mode

## **Chip Information**

## **Package Information**

PROCESS: BiCMOS For the latest package outline information and land patterns, go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.

PACKAGE TYPE	ACKAGE TYPE PACKAGE CODE	
20 TOFN-EP	T2044+2	21-0139

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

10 \_\_\_\_\_\_ Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600