

Overvoltage-Protection Controller with USB ESD Protection

ABSOLUTE MAXIMUM RATINGS

(All voltages referenced to GND.)

IN	-0.3V to +30V
OUT	-0.3V to +(IN + 0.3V)
V _{CC} , $\overline{\text{EN}}$, ACOK, CD+, CD-	-0.3V to +6V
Continuous Power Dissipation (T _A = +70°C) for multilayer board:	
8-Pin TDFN (derate 16.7mW/°C above +70°C)	1333mW
Package Junction-to-Ambient Thermal Resistance (θ _{JA}) (Note 1)	60.0°C/W

Package Junction-to-Case Thermal Resistance

(θ _{JC}) (Note 1)	10.8°C/W
Operating Temperature Range	-40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering)	+300°C

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a 4-layer board. For detailed information on package thermal considerations, go to www.maxim-ic.com/thermal-tutorial.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(V_{IN} = +2.2V to +28V, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at V_{IN} = +5V and T_A = +25°C.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNIT
ANALOG SWITCH							
Input-Voltage Range	V _{IN}			2.2		28	V
V _{CC} Input Voltage	V _{CC}					5.5	V
Input Supply Current	I _{IN}	$\overline{\text{EN}} = 0\text{V}$, V _{IN} > V _{UVLO}		60		150	μA
		$\overline{\text{EN}} = 5\text{V}$, V _{IN} > V _{UVLO}		50		100	
UVLO Supply Current	I _{UVLO}	V _{IN} < V _{UVLO}				40	μA
IN Undervoltage Lockout	V _{UVLO}	(V _{IN} falling)	MAX4987AE	2.3			V
			MAX4987BE	3.8			
		(V _{IN} rising)	MAX4987AE	2.35	2.55	2.75	
			MAX4987BE	3.85	4.2	4.45	
IN Undervoltage Lockout Hysteresis				1			%
Overvoltage Trip Level	V _{OVLO}	(V _{IN} rising)	5.55		6.15	6.45	V
		(V _{IN} falling)	5.5				
IN Overvoltage Lockout Hysteresis				1			%
Switch On-Resistance	R _{ON}	V _{IN} = 5V, I _{OUT} = 500mA		100		200	mΩ
Overcurrent Protection Threshold	I _{LIM}			1.5		4.2	A
Maximum Output Capacitance		V _{IN} = 5V, no overcurrent shutdown		1000			μF
CD+ and CD- Leakage Current	I _{LKG_CD}	V _{CC} = 5.5V, V _{CD_} = 0V, 3.3V		-300		+300	nA
CD+ and CD- Capacitance	C _{CD}	f = 1MHz, V _{CD_} = 0.5p-p			3		pF
DIGITAL SIGNALS							
$\overline{\text{ACOK}}$ Output Low Voltage	V _{OL}	I _{SINK} = 1mA				0.4	V
$\overline{\text{ACOK}}$ High-Leakage Current		V $\overline{\text{ACOK}}$ = 5.5V, flag deasserted				1	μA
$\overline{\text{EN}}$ Input-Voltage High	V _{IH}			1.4			V
$\overline{\text{EN}}$ Input-Voltage Low	V _{IL}					0.4	V
$\overline{\text{EN}}$ Input-Leakage Current	I _{LEAK}	V _{EN} = 5.5V		-1		+1	μA

Overvoltage-Protection Controller with USB ESD Protection

MAX4987AE/MAX4987BE

ELECTRICAL CHARACTERISTICS (continued)




($V_{IN} = +2.2V$ to $+28V$, $T_A = -40^{\circ}C$ to $+85^{\circ}C$, unless otherwise noted. Typical values are at $V_{IN} = +5V$ and $T_A = +25^{\circ}C$.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
TIMING CHARACTERISTICS (Note 2)						
Debounce Time	t_{INDBC}	Time from $V_{UVLO} < V_{IN} < V_{OVLO}$ to charge-pump enable		30		ms
\overline{ACOK} Assertion Time	t_{ACOK}	$V_{UVLO} < V_{IN} < V_{OVLO}$, to \overline{ACOK} low		30		ms
Switch Turn-On Time	t_{ON}	$V_{UVLO} < V_{IN} < V_{OVLO}$, $R_{LOAD} = 100\Omega$, from 10% to 90% of V_{OUT}		3		ms
Switch Turn-Off Time	t_{OFF}	$V_{IN} < V_{UVLO}$ or $V_{IN} > V_{OVLO}$ to internal switch off, $R_{LOAD} = 100\Omega$			10	μs
Current-Limit Turn-Off Time	t_{BLANK}	Overcurrent fault to internal switch off		10		μs
Autoretry Time	t_{RETRY}	From overcurrent fault to internal switch turn-on		30		ms
THERMAL PROTECTION						
Thermal Shutdown	T_{SHDN}			150		$^{\circ}C$
Thermal-Shutdown Hysteresis				40		$^{\circ}C$
ESD PROTECTION						
CD+ and CD-		Human Body Model		± 15		kV
		IEC 61000-4-2 Air Gap		± 15		
		IEC 61000-4-2 Contact		± 6		
All Other Pins		Human Body Model		± 2		kV

Note 2: All timing is specified using 20% and 80% levels, unless otherwise noted.

Typical Operating Characteristics









($T_A = +25^{\circ}C$, unless otherwise noted.)



Overvoltage-Protection Controller with USB ESD Protection

Typical Operating Characteristics (continued)

($T_A = +25^\circ\text{C}$, unless otherwise noted.)




Overvoltage-Protection Controller with USB ESD Protection

MAX4987AE/MAX4987BE

Pin Description

PIN	NAME	FUNCTION
1	IN	Voltage Input. Bypass IN with a 1μF ceramic capacitor as close to the device as possible to obtain ±15kV HBM ESD protection. No capacitor required to obtain ±2kV HBM ESD protection.
2	CD+	USB Data Line
3	GND	Ground
4	CD-	USB Data Line
5	V _{CC}	Positive Supply-Voltage Input. V _{CC} is required only when USB signals are present.
6	$\overline{\text{EN}}$	Enable Active-Low Input. Drive $\overline{\text{EN}}$ low to enable the switch. Drive $\overline{\text{EN}}$ high to disable the switch.
7	$\overline{\text{ACOK}}$	Open-Drain Adapter-Voltage Indicator Output. $\overline{\text{ACOK}}$ is driven low after the V _{IN} voltage is stable between UVLO and OVLO for 30ms (typ). Connect a pullup resistor from $\overline{\text{ACOK}}$ to the logic I/O voltage of the host system.
8	OUT	Output Voltage. Output of internal switch.
EP	EP	Exposed Pad. Connect exposed pad to ground. Do not use EP as a sole ground connection.

Functional Diagram



Overvoltage-Protection Controller with USB ESD Protection




Figure 1. MAX4987AE/MAX4987BE Timing Diagram

Detailed Description

The MAX4987AE/MAX4987BE are overvoltage protection devices with integrated ESD protection for USB data lines. These devices feature a low R_{ON} internal FET and protect low-voltage systems against voltage faults up to +28V. If the input voltage exceeds the overvoltage threshold, the internal nFET switch is turned off to prevent damage to the protected components. The 30ms debounce time prevents false turn-on of the internal nFET switch during startup. An open-drain active-low logic output is available to signal that a successful power-up has occurred.

Device Operation

The MAX4987AE/MAX4987BE have an internal oscillator and charge pump that control the turn-on of the internal nFET switch. The internal oscillator controls the timers that enable the turn-on of the charge pump and controls the state of the open-drain \overline{ACOK} output. If $V_{IN} < V_{UVLO}$ or if $V_{IN} > V_{OVLO}$, the internal oscillator remains off, thus disabling the charge pump. If $V_{UVLO} < V_{IN} < V_{OVLO}$, the internal charge pump is enabled. The charge-pump startup, after a 30ms internal delay, turns on the internal nFET switch and asserts \overline{ACOK} (see Figure 1). At any time, if V_{IN} drops below V_{UVLO} or rises above V_{OVLO} , \overline{ACOK} is pulled high and the charge pump is disabled.

Internal nFET Switch

The MAX4987AE/MAX4987BE incorporate an internal nFET switch with a $100m\Omega$ (typ) on-resistance. The nFET switch is internally driven by a charge pump that generates a voltage above the input voltage. The MAX4987AE/MAX4987BE is equipped with a 1.5A (min) current-limit protection that turns off the nFET switch within $5\mu s$ (typ) during an overcurrent fault condition.

Autoretry

The MAX4987AE/MAX4987BE have an overcurrent autoretry function that turns on the nFET switch again after a 30ms (typ) retry time (see Figure 2). If the faulty load condition is still present after the blanking time, the switch turns off again and the cycle is repeated. The fast turn-off time and 30ms retry time result in a very low duty cycle in order to keep power consumption low. If the faulty load condition is not present, the switch remains on.

Undervoltage Lockout (UVLO)

The MAX4987AE has a 2.55V undervoltage-lockout threshold (UVLO), while the MAX4987BE has a 4.15V UVLO threshold. When V_{IN} is less than V_{UVLO} , \overline{ACOK} is high impedance.

Overvoltage-Protection Controller with USB ESD Protection

MAX4987AE/MAX4987BE

Overvoltage Lockout (OVLO)

The MAX4987AE/MAX4987BE have a 6.15V (typ) overvoltage threshold (OVLO). When V_{IN} is greater than V_{OVLO} , \overline{ACOK} is high impedance.

ACOK

\overline{ACOK} is an active-low open-drain output that asserts low when $V_{UVLO} < V_{IN} < V_{OVLO}$ following the 30ms (typ) debounce period. Connect a pullup resistor from \overline{ACOK} to the logic I/O voltage of the host system. During a short-circuit fault, \overline{ACOK} may deassert due to V_{IN} not being in the valid operating voltage range.

Thermal-Shutdown Protection

The MAX4987AE/MAX4987BE feature thermal-shutdown circuitry. The internal nFET switch turns off when the junction temperature exceeds T_{SHDN} and immediately goes into a fault mode. The device exits thermal shutdown after the junction temperature cools by +40°C (typ).

Applications Information

IN Bypass Capacitor

For most applications, bypass IN to GND with a 1 μ F ceramic capacitor as close to the device as possible to enable ± 15 kV HBM ESD protection on IN. If ± 15 kV HBM ESD protection is not required, there is no capacitor required at IN. If the power source has significant inductance due to long lead length, take care to prevent overshoots due to the LC tank circuit and provide protection if necessary to prevent exceeding the absolute maximum rating on IN.

ESD Test Conditions

ESD performance depends on a number of conditions. The MAX4987AE/MAX4987BE are specified for ± 15 kV HBM ESD protection on the CD+, CD-, and IN pins when IN is bypassed to ground with a 1 μ F ceramic capacitor. The CD+ and CD- inputs are also protected against ± 15 kV Air Gap and ± 6 kV contact IEC 61000-4-2 ESD events.

Human Body Model

Figure 3 shows the Human Body Model, and Figure 4 shows the current waveform it generates when discharged into a low impedance. This model consists of a 100pF capacitor charged to the ESD voltage of interest, that is then discharged into the device through a 1.5k Ω resistor.

IEC 61000-4-2

The IEC 61000-4-2 standard covers ESD testing and performance of finished equipment. It does not specifically refer to integrated circuits. The MAX4987AE/ MAX4987BE




Figure 2. Autoretry Timing Diagram




Figure 3. Human Body ESD Test Model




Figure 4. Human Body Current Waveform

Overvoltage-Protection Controller with USB ESD Protection

are specified for $\pm 15\text{kV}$ Air-Gap Discharge and $\pm 6\text{kV}$ Contact Discharge IEC 61000-4-2 on the CD+ and CD- pins.

The major difference between tests done using the Human Body Model and IEC 61000-4-2 is a higher peak current in IEC 61000-4-2, due to lower series resistance. Hence, the ESD withstand voltage measured to IEC 61000-4-2 generally is lower than that measured using the Human Body Model. Figure 5 shows the IEC 61000-4-2 model. The Contact Discharge method connects the probe to the device before the probe is charged. The Air-Gap Discharge test involves approaching the device with a charged probe.





Figure 5. IEC 61000-4-2 ESD Test Model

Typical Operating Circuit



Chip Information

PROCESS: BiCMOS

MAX4987AE/MAX4987BE

8L, TDFN.EPS

The drawing illustrates the mechanical specifications of a 2x3mm TDFN package. It includes three main views: TOP VIEW, SIDE VIEW, and BOTTOM VIEW, along with a detailed cross-section labeled DETAIL "A".

- TOP VIEW:** Shows the package footprint with dimensions D (total width), N (pitch), B (lead width), A (lead length), 2X (lead thickness), and E (body height). A shaded area indicates the PIN 1 INDEX AREA. A marking "AAAA" is shown. A detail callout shows a 0.15C fillet.
- SIDE VIEW:** Shows the package profile with dimension A (body thickness). A detail callout shows a 0.15C fillet.
- BOTTOM VIEW:** Shows the underside with dimensions E2 (pitch), L (lead length), b (lead width), D2 (pitch), and k (lead thickness). It identifies the DAP SIZE (1.7x2.1) and PIN 1 ID. A detail callout shows a 0.10C fillet.
- DETAIL "A":** A cross-sectional view of the lead showing the terminal tip and the optional radius R.

Dimensions and Tolerances:

- 0.10C (Lead thickness)
- 0.08C (Lead width)
- 0.15C (Lead length)
- 0.15C (Lead thickness)
- 0.10C (Lead width)
- 0.15C (Lead length)

Other Callouts:

- MARKING: AAAA
- PIN 1 INDEX AREA
- DAP SIZE 1.7x2.1
- PIN 1 ID
- DETAIL "A"
- TERMINAL TIP

Legend:

- 8X: 8x magnification
- 2X: 2x magnification

Notes:

- DRAWING NOT TO SCALE-

Manufacturer Information:

DALLAS SEMICONDUCTOR MAXIM

Package Outline: 8L TDFN, EXPOSED PAD, 2x3x0.8mm

Document Control: 21-0174

Revision: B

Page: 1/2

Overvoltage-Protection Controller with USB ESD Protection

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


SYMBOL	DIMENSIONS		
	MIN.	NOM.	MAX.
A	0.70	0.75	0.80
E	2.95	3.00	3.05
D	1.95	2.00	2.05
A1	0.00	0.02	0.05
L	0.30	0.40	0.50
k	0.20 MIN.		
A2	0.20 REF.		
N	8		
e	0.50 BSC		
b	0.18	0.25	0.30

PKG. CODE	EXPOSED PAD PACKAGE					
	E2			D2		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
T823-1	1.60	1.75	1.90	1.50	1.63	1.75

NOTES:

1. ALL DIMENSIONS ARE IN mm. ANGLES IN DEGREES.
2. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
COPLANARITY SHALL NOT EXCEED 0.08mm.
3. WARPAGE SHALL NOT EXCEED 0.10mm.
4. PACKAGE LENGTH/PACKAGE WIDTH ARE CONSIDERED AS SPECIAL CHARACTERISTIC(S).
5. COMPLY TO JEDEC MO229, TYPE 1, VERSION WCED-2.
6. "N" IS THE TOTAL NUMBER OF LEADS.
7. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.
8. MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.
9. MATERIAL MUST COMPLY WITH BANNED AND RESTRICTED SUBSTANCES SPEC #10-0131.

-DRAWING NOT TO SCALE-

			
TITLE: PACKAGE OUTLINE 8L TDFN, EXPOSED PAD, 2x3x0.8mm			
APPROVAL	DOCUMENT CONTROL NO.	REV.	
	21-0174	B	2/2

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

10 **Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600**

© 2007 Maxim Integrated Products

MAXIM is a registered trademark of Maxim Integrated Products, Inc.