ABSOLUTE MAXIMUM RATINGS (Notes 1, 2)

Terminal Voltage	
V _{CC}	0.3V to 6.0V
V _{BATT}	0.3V to 6.0V
	$-0.3V$ to $(V_{OUT} + 0.3V)$
Input Current	,
. V _{CC}	200mA
	50mA
GND	20mA

V _{OUT} Output Current	
Power Dissipation	500mW
Operating Temperature Range	
LTC692C/LTC693C	0°C to 70°C
LTC692I	40°C to 85°C
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering, 10	0 sec) 300°C

PIN CONFIGURATION



ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC692CN8#PBF	LTC692CN8#TRPBF	LTC692CN8	8-Lead Plastic DIP	0°C to 70°C
LTC692CS8#PBF	LTC692CS8#TRPBF	692	8-Lead Plastic SO	0°C to 70°C
LTC692IS8#PBF	LTC692IS8#TRPBF	6921	8-Lead Plastic SO	-40°C to 85°C
LTC693CN#PBF	LTC693CN#TRPBF	LTC693CN	16-Lead Plastic DIP	0°C to 70°C
LTC693CS#PBF	LTC693CS#TRPBF	LTC693CS	16-Lead Plastic SO	0°C to 70°C

Consult LTC Marketing for parts specified with wider operating temperature ranges.

Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

LINEAD

PRODUCT SELECTION GUIDE

	PINS	RESET THRESHOLD (V)	WATCHDOG Timer	BATTERY BACKUP	POWER-FAIL WARNING	RAM WRITE- Protect	PUSHBUTTON RESET	CONDITIONAL Battery Backup
LTC692	8	4.40	Х	Х	Х			
LTC693	16	4.40	Х	Х	Х	Х		
LTC690	8	4.65	Χ	Х	Х			
LTC691	16	4.65	Χ	Х	Х	Х		
LTC694	8	4.65	Χ	Х	Х			
LTC695	16	4.65	Χ	Х	Х	Х		
LTC699	8	4.65	Х					
LTC1232	8	4.37/4.62	Х				Х	
LTC1235	16	4.65	Χ	Х	Х	Х	Х	Х
LTC694-3.3	8	2.90	Х	Х	Х			
LTC695-3.3	16	2.90	Χ	Х	Х	Х		

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS	
Battery Backup Switching							
Operating Voltage Range V _{CC} V _{BATT}			4.50 2.00		5.50 4.00	V	
V _{OUT} Output Voltage	I _{OUT} = 1mA	•	$V_{CC} - 0.05$ $V_{CC} - 0.10$	$V_{CC} - 0.005$ $V_{CC} - 0.005$		V	
	I _{OUT} = 50mA		V _{CC} - 0.50	$V_{CC}-0.250$		V	
V _{OUT} in Battery Backup Mode	$I_{OUT} = 250 \mu A$, $V_{CC} < V_{BATT}$		V _{BATT} – 0.1	$V_{BATT} - 0.02$		V	
Supply Current (Exclude I _{OUT})	I _{OUT} ≤ 50mA	•		0.6 0.6	1.5 2.5	mA mA	
Supply Current in Battery Backup Mode	$V_{CC} = 0V$, $V_{BATT} = 2.8V$	•		0.04 0.04	1 5	μA μA	
Battery Standby Current (+ = Discharge, - = Charge)	5.5V > V _{CC} > V _{BATT} + 0.2V	•	-0.1 -1.0		0.02 0.10	μΑ μΑ	
Battery Switchover Threshold V _{CC} - V _{BATT}	Power Up Power Down			70 50		mV mV	
Battery Switchover Hysteresis				20		mV	
BATT ON Output Voltage (Note 4)	I _{SINK} = 3.2mA				0.4	V	
BATT ON Output Short-Circuit Current (Note 4)	BATT ON = V _{OUT} , Sink Current BATT ON = 0V, Source Current		0.5	35 1	25	mA μA	
Reset and Watchdog Timer							
Reset Voltage Threshold		•	4.25	4.40	4.50	V	
Reset Threshold Hysteresis				40		mV	
Reset Active Time (Note 5)	OSC SEL High, V _{CC} = 5V	•	160 140	200 200	240 280	ms ms	

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Watchdog Timeout Period, Internal Oscillator	Long Period, V _{CC} = 5V	•	1.2 1.0	1.6 1.6	2.00 2.25	sec sec
	Short Period, V _{CC} = 5V	•	80 70	100 100	120 140	ms ms
Watchdog Timeout Period, External Clock (Note 6)	Long Period Short Period		4032 960		4097 1025	Clock Cycles
Reset Active Time PSRR				1		ms/V
Watchdog Timeout Period PSRR, Internal OSC				1		ms/V
Minimum WDI Input Pulse Width	$V_{IL} = 0.4V, V_{IH} = 3.5V$	•	200			ns
RESET Output Voltage at V _{CC} = 1V	$I_{SINK} = 10\mu A, V_{CC} = 1V$			4	200	mV
RESET and LOW LINE Output Voltage (Note 4)	I_{SINK} = 1.6mA, V_{CC} = 4.25V I_{SOURCE} = 1 μ A, V_{CC} = 5V		3.5		0.4	V
RESET and WDO Output Voltage (Note 4)	I_{SINK} = 1.6mA, V_{CC} = 5V I_{SOURCE} = 1 μ A, V_{CC} = 4.25V		3.5		0.4	V
RESET, RESET, WDO, LOW LINE Output Short-Circuit Current (Note 4)	Output Source Current Output Sink Current		1	3 25	25	μA mA
WDI Input Threshold	Logic Low Logic High		3.5		0.8	V
WDI Input Current	WDI = V _{OUT} WDI = 0V	•	-50	4 -8	50	μA μA
Power-Fail Detector						
PFI Input Threshold	V _{CC} = 5V	•	1.25	1.3	1.35	V
PFI Input Threshold PSRR				0.3		mV/V
PFI Input Current				±0.01	±25	nA
PFO Output Voltage (Note 4)	I _{SINK} = 3.2mA I _{SOURCE} = 1µA		3.5		0.4	V
PFO Short-Circuit Source Current (Note 4)	PFI = High, PFO = 0V PFI = Low, PFO = VOUT		1	3 25	25	μA mA
PFI Comparator Response Time (Falling)	$\Delta V_{IN} = -20$ mV, $V_{OD} = 15$ mV			2		μs
PFI Comparator Response Time (Rising) (Note 4)	ΔV_{IN} = 20mV, V_{OD} = 15mV with 10k Ω Pull-Up			40 8		μs μs
Chip Enable Gating						
CE IN Threshold	V _{IL} V _{IH}		2.0		0.8	V
CE IN Pull-Up Current (Note 7)				3		μА
CE OUT Output Voltage	I _{SINK} = 3.2mA I _{SOURCE} = 3mA I _{SOURCE} = 1µA, VCC = 0V		V _{OUT} – 1.50 V _{OUT} – 0.05		0.4	V V
CE Propagation Delay	V _{CC} = 5V, C _L = 20pF	•		20 20	35 45	ns ns
CE OUT Output Short-Circuit Current	Output Source Current Output Sink Current			30 35		mA mA

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V_{CC} = full$ operating range, $V_{BATT} = 2.8V$, unless otherwise noted.

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Oscillator						
OSC IN Input Current (Note 7)				±2		μА
OSC SEL Input Pull-Up Current (Note 7)				5		μА
OSC IN Frequency Range	OSC SEL = 0V	•	0		250	kHz
OSC IN Frequency with External Capacitor	OSC SEL = 0V, C _{OSC} = 47pF			4		kHz

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: All voltage values are with respect to GND.

Note 3: For military temperature range, consult the factory.


Note 4: The output pins of BATT ON, <u>LOW LINE</u>, <u>PFO</u>, <u>WDO</u>, <u>RESET</u> and RESET have weak internal pull-ups of typically 3µA. However, external pull-up resistors may be used when higher speed is required.


Note 5: The LTC692/LTC693 have minimum reset active times of 140ms (200ms typically). The reset active time of the LTC693 can be adjusted (see Table 2 in Applications Information Section).


Note 6: The external clock feeding into the circuit passes through the oscillator before clocking the watchdog timer (see Block Diagram). Variation in the timeout period is caused by phase errors which occur when the oscillator divides the external clock by 64. The resulting variation in the timeout period is 64 clocks plus one clock of jitter.

Note 7: The input pins of \overline{CE} IN, OSC IN and OSC SEL have weak internal pull-ups which pull to the supply when the input pins are floating.

TYPICAL PERFORMANCE CHARACTERISTICS








Power Failure Input Threshold


vs Temperature 232 $V_{CC} = 5V$ 224 RESET ACTIVE TIME 216 208 200 192

25 50 75

TEMPERATURE (°C)

Reset Active Time






∮10k

14 16


30pF

692_3 • TPC08



692_3 • TPC07

100



0692fb



184

-50 -25

PIN FUNCTIONS

BATT ON: Battery On Logic Output from Comparator C2. BATT ON goes low when V_{OUT} is internally connected to V_{CC} . The output typically sinks 35mA and can provide base drive for an external PNP transistor to increase the output current above the 50mA rating of V_{OUT} . BATT ON goes high when V_{OUT} is internally switched to V_{BATT} .

CE IN: Logic Input to the Chip Enable Gating Circuit. \overline{CE} IN can be derived from microprocessor's address line and/or decoder output. See Applications Information section and Figure 5 for additional information.

CE OUT: Logic Output on the Chip Enable Gating Circuit. When V_{CC} is above the reset voltage threshold, \overline{CE} OUT is a buffered replica of \overline{CE} IN. When V_{CC} is below the reset voltage threshold \overline{CE} OUT is forced high (see Figure 5).

GND: Ground Pin.

LOW LINE: Logic Output from Comparator C1. LOW LINE indicates a low line condition at the V_{CC} input. When V_{CC} falls below the reset voltage threshold (4.40V typically), $\overline{LOW LINE}$ goes low. As soon as V_{CC} rises above the reset voltage threshold, $\overline{LOW LINE}$ returns high (see Figure 1). $\overline{LOW LINE}$ goes low when V_{CC} drops below V_{BATT} (see Table 1).

OSC IN: Oscillator Input. OSC IN can be driven by an external clock signal or an external capacitor can be connected between OSC IN and GND when OSC SEL is forced low. In this configuration the nominal reset active time and watchdog timeout period are determined by the number of clocks or set by the formula (see Applications Information section). When OSC SEL is high or floating, the internal oscillator is enabled and the reset active time is fixed at 200ms typical. OSC IN selects between the 1.6 seconds and 100ms typical watchdog timeout periods. In both cases the timeout period immediately after a reset is 1.6 seconds typical.

OSC SEL: Oscillator Selection Input. When OSC SEL is high or floating, the internal oscillator sets the reset active time and watchdog timeout period. Forcing OSC SEL low allows OSC IN to be driven from an external clock signal or an external capacitor to be connected between OSC IN and GND.

PFI: Power Failure Input. PFI is the noninverting input to the power-fail comparator, C3. The inverting input is internally connected to a 1.3V reference. The power failure output remains high when PFI is above 1.3V and goes low when PFI is below 1.3V. Connect PFI to GND or V_{OUT} when C3 is not used.

PFO: Power Failure Output from C3. \overline{PFO} remains high when PFI is above 1.3V and goes low when PFI is below 1.3V. When V_{CC} is lower than V_{BATT} , C3 is shut down and \overline{PFO} is forced low.

RESET: Logic Output for μP Reset Control. Whenever V_{CC} falls below either the reset voltage threshold (4.40V typically) or V_{BATT} , RESET goes active low. After V_{CC} returns to 5V, reset pulse generator forces RESET to remain active low for a minimum of 140ms. When the watchdog timer is enabled but not serviced prior to a preset timeout period, reset pulse generator also forces RESET to active low for a minimum of 140ms for every preset timeout period (see Figure 11). The reset active time is adjustable on the LTC693. An external pushbutton reset can be used in connection with the RESET output. See Pushbutton Reset in the Applications Information section.

RESET: RESET is an Active High Logic Output. It is the inverse of RESET.

 V_{BATT} : Backup Battery Input. When V_{CC} falls below V_{BATT} , auxiliary power connected to V_{BATT} is delivered to V_{OUT} through PMOS switch, M2. If backup battery or auxiliary power is not used, V_{BATT} should be connected to GND.

 V_{CC} : 5V Supply Input. The V_{CC} pin should be bypassed with a 0.1 μ F capacitor.


 V_{OUT} : Voltage Output for Backed-Up Memory. Bypass with a capacitor of 0.1μF or greater. During normal operation, V_{OUT} obtains power from V_{CC} through an NMOS power switch, M1, which can deliver up to 50mA and has a typical on-resistance of 5Ω. When V_{CC} is lower than V_{BATT} , V_{OUT} is internally switched to V_{BATT} . If V_{OUT} and V_{BATT} are not used, connect V_{OUT} to V_{CC} .

PIN FUNCTIONS

WDI: Watchdog Input. WDI is a three level input. Driving WDI either high or low for longer than the watchdog timeout period, forces both \overline{RESET} and \overline{WDO} low. Floating WDI disables the watchdog timer. The timer resets itself with each transition of the watchdog input (see Figure 11).

WDO: Watchdog Logic Output. When the watchdog input remains either high or low for longer than the watchdog timeout period, WDO goes low. WDO is set high whenever there is a transition on the WDI pin, or LOW LINE goes low. The watchdog timer can be disabled by floating WDI (see Figure 11).

BLOCK DIAGRAM



Microprocessor Reset

The LTC692/LTC693 use a bandgap voltage reference and a precision voltage comparator C1 to monitor the 5V supply input on V_{CC} (see Block Diagram). When V_{CC} falls below the reset voltage threshold, the \overline{RESET} output is forced to active low state. The reset voltage threshold accounts for a 10% variation on V_{CC} , so the \overline{RESET} output becomes active low when V_{CC} falls below 4.50V (4.40V typical). On power-up, the \overline{RESET} signal is held active low for a minimum of 140ms after reset voltage threshold is reached to allow the power supply and microprocessor to stabilize. The reset active time is adjustable on the LTC693. On power down, the \overline{RESET} signal remains active low even with V_{CC} as low as 1V. This capability helps hold the microprocessor in stable shutdown condition. Figure 1 shows the timing diagram of the \overline{RESET} signal.

The precision voltage comparator, C1, typically has 40mV of hysteresis which ensures that glitches at the V_{CC} pin do not activate the RESET output. Response time is typically 10µs. To help prevent mistriggering due to transient loads, V_{CC} pin should be bypassed with a 0.1µF capacitor with the leads trimmed as short as possible.

The LTC693 has two additional outputs: RESET and $\overline{\text{LOW LINE}}$. RESET is an active high output and is the inverse of $\overline{\text{RESET}}$. $\overline{\text{LOW LINE}}$ is the output of the precision voltage comparator, C1. When V_{CC} falls below the reset voltage threshold, $\overline{\text{LOW LINE}}$ goes low. $\overline{\text{LOW LINE}}$ returns high as soon as V_{CC} rises above the reset voltage threshold.

Battery Switchover

The battery switchover circuit compares V_{CC} to the V_{BATT} input, and connects V_{OUT} to whichever is higher. When V_{CC} rises to 70mV above V_{BATT} , the battery switchover comparator, C2, connects V_{OUT} to V_{CC} through a charge pumped NMOS power switch, M1. When V_{CC} falls to 50mV above V_{BATT} , C2 connects V_{OUT} to V_{BATT} through a PMOS switch, M2. C2 has typically 20mV of hysteresis to prevent spurious switching when V_{CC} remains nearly equal to V_{BATT} . The response time of C2 is approximately 20µs.

During normal operation, the LTC692/LTC693 use a charge pumped NMOS power switch to achieve low dropout and low supply current. This power switch can deliver up to 50mA to V_{OUT} from V_{CC} and has a typical on-resistance of $5\Omega.$ The V_{OUT} pin should be bypassed with a capacitor of $0.1\mu F$ or greater to ensure stability. Use of a larger bypass capacitor is advantageous for supplying current to heavy transient loads.

When operating currents larger than 50mA are required from V_{OUT} , or a lower dropout ($V_{CC}-V_{OUT}$ voltage differential) is desired, the LTC693 should be used. This product provides BATT ON output to drive the base of the external PNP transistor (Figure 2). If higher currents are needed with the LTC692, a high current Schottky diode can be connected from the V_{CC} pin to the V_{OUT} pin to supply the extra current.




Figure 1. Reset Active Time






Figure 2. Using BATT ON to Drive External PNP Transistor

The LTC692/LTC693 are protected for safe area operation with a short-circuit limit. Output current is limited to approximately 200mA. If the device is overloaded for long periods of time, thermal shutdown turns the power switch off until the device cools down. The threshold temperature for thermal shutdown is approximately 155°C with about 10°C of hysteresis which prevents the device from oscillating in and out of shutdown.

The PNP switch used in competitive devices was not chosen for the internal power switch because it injects unwanted current into the substrate. This current is collected by the V_{BATT} pin in competitive devices and adds to the charging current of the battery which can damage lithium batteries. The LTC692/LTC693 use a charge-pumped NMOS power switch to eliminate unwanted charging current while achieving low dropout and low supply current. Since no current goes to the substrate, the current collected by the V_{BATT} pin is strictly junction leakage.

A 125 Ω PMOS switch connects the V_{BATT} input to V_{OUT} in battery backup mode. The switch is designed for very low dropout voltage (input-to-output differential). This feature is advantageous for low current applications such as battery backup in CMOS RAM and other low power CMOS circuitry. The supply current in battery backup mode is 1 μ A maximum.

The operating voltage at the V_{BATT} pin ranges from 2.0V to 4.0V. High value capacitors, such as electrolytic or farad-size double layer capacitors, can be used for short-term




Figure 3. Charging External Battery Through Vout

memory backup instead of a battery. The charging resistor for the rechargeable batteries should be connected to V_{OUT} since this eliminates the discharge path that exists when the resistor is connected to V_{CC} (Figure 3).

Replacing the Backup Battery

When changing the backup battery with system power on, spurious resets can occur while the battery is removed due to battery standby current. Although battery standby current is only a tiny leakage current, it can still charge up the stray capacitance on the V_{BATT} pin. The oscillation cycle is as follows: When V_{BATT} reaches within 50mV of V_{CC} , the LTC692/LTC693 switch to battery backup. V_{OUT} pulls V_{BATT} low and the devices go back to normal operation. The leakage current then charges up the V_{BATT} pin again and the cycle repeats.

If spurious resets during battery replacement pose no problems, then no action is required. Otherwise, a resistor from V_{BATT} to GND will hold the pin low while changing the battery. For example, the battery standby current is 1µA maximum over temperature and the external resistor required to hold V_{BATT} below V_{CC} is:

$$R \le \frac{V_{CC} - 50mV}{1\mu A}$$

With $V_{CC} = 4.25V$, a 3.9M resistor will work. With a 3V battery, this resistor will draw only 0.77 μ A from the battery, which is negligible in most cases.

LINEAD

If battery connections are made through long wires, a 10Ω to 100Ω series resistor and a $0.1\mu F$ capacitor are recommended to prevent any overshoot beyond V_{CC} due to the lead inductance (Figure 4).

Table 1 shows the state of each pin during battery backup. When the battery switchover section is not used, connect V_{BATT} to GND and V_{OUT} to V_{CC} .




Figure 4. $10\Omega/0.1\mu F$ Combination Eliminates Inductive Overshoot and Prevents Spurious Resets During Battery Replacement

Memory Protection

The LTC693 includes memory protection circuitry which ensures the integrity of the data in memory by preventing write operations when V_{CC} is at an invalid level. Two additional pins, \overline{CE} IN and \overline{CE} OUT, control the \overline{Chip} Enable or \overline{Write} inputs of CMOS RAM. When V_{CC} is 5V, \overline{CE} OUT follows \overline{CE} IN with a typical propagation delay of 20ns. When V_{CC} falls below the reset voltage threshold or V_{BATT} , \overline{CE} OUT is forced high, independent of \overline{CE} IN. \overline{CE} OUT is an alternative signal to drive the \overline{CE} , \overline{CS} , or \overline{Write} input of

Table 1. Input and Output Status in Battery Backup Mode

SIGNAL	STATUS
$\overline{V_{CC}}$	C2 monitors V _{CC} for active switchover
V _{OUT}	V _{OUT} is connected to V _{BATT} through an internal PMOS switch
V _{BATT}	The supply current is 1µA maximum
BATT ON	Logic high. The open-circuit output voltage is equal to V _{OUT}
PFI	Power failure input is ignored
PFO PFO	Logic low
RESET	Logic low
RESET	Logic high. The open-circuit output voltage is equal to V _{OUT}
LOW LINE	Logic low
WDI	Watchdog input is ignored
WDO	Logic high. The open-circuit output voltage is equal to V _{OUT}
CE IN	Chip Enable input is ignored
CE OUT	Logic high. The open-circuit output voltage is equal to V _{OUT}
OSC IN	OSC IN is ignored
OSC SEL	OSC SEL is ignored

battery backed up CMOS RAM. $\overline{\text{CE}}$ OUT can also be used to drive the Store or Write input of an EEPROM, EAROM or NOVRAM to achieve similar protection. Figure 5 shows the timing diagram of $\overline{\text{CE}}$ IN and $\overline{\text{CE}}$ OUT.

CE IN can be derived from the microprocessor's address decoder output. Figure 6 shows a typical nonvolatile CMOS RAM application.

Memory protection can also be achieved with the LTC692 by using RESET as shown in Figure 7.




Figure 5. Timing Diagram for $\overline{\text{CE}}$ IN and $\overline{\text{CE}}$ OUT






Figure 6. A Typical Nonvolatile CMOS RAM Application




Figure 7. Write-Protect for RAM with the LTC692

Power-Fail Warning

The LTC692/LTC693 generate a power failure output (PFO) for early warning of failure in the microprocessor's power supply. This is accomplished by comparing the power failure input (PFI) with an internal 1.3V reference. PFO goes low when the voltage at the PFI pin is less than 1.3V. Typically PFI is driven by an external voltage divider (R1 and R2 in Figures 8 and 9) which senses either an unregulated DC input or a regulated 5V output. The voltage divider ratio can be chosen such that the voltage at the PFI pin falls below 1.3V, several milliseconds before the 5V supply falls below the maximum reset voltage threshold of 4.50V. PFO is normally used to interrupt the microprocessor to execute shutdown procedure between PFO and RESET or RESET.

The power-fail comparator, C3, does not have hysteresis. Hysteresis can be added however, by connecting a resistor between the PFO output and the noninverting PFI input pin as shown in Figures 8 and 9. The upper and lower trip points in the comparator are established as follows:

When PFO output is low, R3 sinks current from the summing junction at the PFI pin.

$$V_H = 1.3V \left(1 + \frac{R1}{R2} + \frac{R1}{R3} \right)$$

When PFO output is high, the series combination of R3 and R4 source current into the PFI summing junction.

$$V_L = 1.3V \left(1 + \frac{R1}{R2} - \frac{(5V - 1.3V)R1}{1.3V(R3 + R4)} \right)$$

Assuming R4
$$<<$$
 R3, $V_{HYSTERESIS} = 5V \frac{R1}{R3}$

LINEAR




Figure 8. Monitoring *Unregulated* DC Supply with the LTC692/LT693 Power-Fail Comparator




Figure 9. Monitoring *Regulated* DC Supply with the LTC692/LT693 Power-Fail Comparator

Example 1: The circuit in Figure 8 demonstrates the use of the power-fail comparator to monitor the unregulated power supply input. Assuming the the rate of decay of the supply input V_{IN} is 100 mV/ms and the total time to execute a shutdown procedure is 8ms. Also, the noise of V_{IN} is 200 mV. With these assumptions in mind, we can reasonably set $V_L = 7.25 \text{V}$ which is 1.25 V greater than the sum of maximum reset voltage threshold and the dropout voltage of $LT^{\otimes}1086-5$ (4.5 V + 1.5 V) and $V_{HYSTERESIS} = 850 \text{mV}$.

$$V_{HYSTERESIS} = 5V \frac{R1}{R3} = 850 \text{mV}$$

$$R3 \approx 5.88 \text{ R1}$$

Choose R3 = 300k and R1 = 51k. Also select R4 = 10k which is much smaller than R3.

$$7.25V = 1.3V \left(1 + \frac{51k}{R2} - \frac{(5V - 1.3V)51k}{1.3V(310k)} \right)$$

R2 = 10.1k, Choose nearest 5% resistor 10k and recalculate V_1 ,

$$V_{L} = 1.3V \left(1 + \frac{51k}{10k} - \frac{(5V - 1.3V)51k}{1.3V(310k)} \right) = 7.32V$$

$$V_{H} = 1.3V \left(1 + \frac{51k}{10k} + \frac{51k}{300k} \right) = 8.151V$$

$$\frac{(7.32V - 6.25V)}{100mV/ms} = 10.7ms$$

$$V_{HYSTERESIS} = 8.151V - 7.32V = 831mV$$

The 10.7ms allows enough time to execute shutdown procedure for microprocessor and 831mV of hysteresis would prevent \overline{PFO} from going low due to the noise of V_{IN} .

Example 2: The circuit in Figure 9 can be used to measure the regulated 5V supply to provide early warning of power failure. Because of variations in the PFI threshold, this circuit requires adjustment to ensure the PFI comparator trips before the reset threshold is reached. Adjust R5 such that the \overline{PFO} output goes low when the V_{CC} supply reaches the desired level (e.g., 4.6V).

Monitoring the Status of the Battery

C3 can also monitor the status of the memory backup battery (Figure 10). If desired, the $\overline{\text{CE}}$ OUT can be used to apply a test load to the battery. Since $\overline{\text{CE}}$ OUT is forced high in battery backup mode, the test load will not be applied to the battery while it is in use, even if the microprocessor is not powered.




Figure 10. Backup Battery Monitor with Optional Test Load

Watchdog Timer

The LTC692/LTC693 provide a watchdog timer function to monitor the activity of the microprocessor. If the microprocessor does not toggle the watchdog input (WDI) within a selected timeout period, RESET is forced to active low for a minimum of 140ms. The reset active time is adjustable on the LTC693. Since many systems cannot service the watchdog timer immediately after a reset, the LTC693 has longer timeout period (1.0 second minimum) right after a reset is issued. The normal timeout period (70ms minimum) becomes effective following the first transition of WDI after RESET is inactive. The watchdog timeout period is fixed at a 1.0 second minimum on the LTC692. Figure 11 shows the timing diagram of watchdog timeout period and reset active time. The watchdog timeout period is restarted as soon as RESET is inactive. When either a high-to-low or low-to-high transition occurs at the WDI pin prior to timeout, the watchdog timer is reset and begins to timeout again. To ensure the watchdog timer does not timeout, either a high-to-low or low-to-high transition on the WDI pin must occur at or less than the minimum timeout period. If the input to the WDI pin remains either high or low, reset pulses will be issued every 1.6 seconds typically. The watchdog timer can be deactivated by floating the WDI pin. The timer is also disabled when V_{CC} falls below the reset voltage threshold or V_{BATT}.




Figure 11. Watchdog Timeout Period and Reset Active Time

LINEAR TECHNOLOGY

The LTC693 provides an additional output (watchdog output, \overline{WDO}) which goes low if the watchdog timer is allowed to time out and remains low until set high by the next transition on the WDI pin. \overline{WDO} is also set high when V_{CC} falls below the reset voltage threshold or V_{BATT} .

The LTC693 has two additional pins OSC SEL and OSC IN, which allow reset active time and watchdog timeout period to be adjusted per Table 2. Several configurations are shown in Figure 12.

OSC IN can be driven by an external clock signal or an external capacitor can be connected between OSC IN and

GND when OSC SEL is forced low. In these configurations, the nominal reset active time and watchdog timeout period are determined by the number of clocks or set by the formula in Table 2. When OSC SEL is high or floating, the internal oscillator is enabled and the reset active time is fixed at 140ms minimum. OSC IN selects between the 1 second and 70ms minimum normal watchdog timeout periods. In both cases, the timeout period immediately after a reset is at least 1 second.




Figure 12. Oscillator Configurations

Table 2. LTC693 Reset Active Time and Watchdog Timeout Selections

		WATCHDOG TII	MEOUT PERIOD	RESET ACTIVE TIME
OSC SEL	OSC IN	NORMAL (SHORT PERIOD)	IMMEDIATELY AFTER RESET (LONG PERIOD)	LTC693
Low	External Clock Input	1024 clks	4096 clks	2048 clks
Low	External Capacitor*	$\frac{400\text{ms}}{47\text{pF}} \times \text{C}$	$\frac{1.6 \text{ sec}}{47 \text{pF}} \times \text{C}$	$\frac{800ms}{47pF} \times C$
Floating or High	Low	100ms	1.6 sec	200ms
Floating or High	Floating or High	1.6 sec	1.6 sec	200ms

^{*}The nominal internal frequency is 10.24kHz. The nominal oscillator frequency with external capacitor is f_{OSC} (Hz) = $\frac{184,000}{C \text{ (pF)}}$



Pushbutton Reset

The LTC692/LTC693 do not provide a logic input for direct connection to a pushbutton. However, a pushbutton in series with a 100Ω resistor connected to the RESET output pin (Figure 13) provides an alternative for manual reset. Connecting a $0.1\mu\text{F}$ capacitor to the RESET pin debounces the pushbutton input.

The 100Ω resistor in series with the pushbutton is required to prevent the ringing, due to the capacitance and lead inductance, from pulling the \overline{RESET} pins of the MPU and LTC692/LT693 below ground.






Figure 13. The External Pushbutton Reset

TYPICAL APPLICATIONS

Capacitor Backup with 74HC4016 Switch



Write-Protect for Additional RAMs




LINEAR

PACKAGE DESCRIPTION

N8 Package 8-Lead PDIP (Narrow .300 Inch)


(Reference LTC DWG # 05-08-1510)



NOTE:
1. DIMENSIONS ARE MILLIMETERS

\$8 Package 8-Lead Plastic Small Outline (Narrow .150 Inch)

(Reference LTC DWG # 05-08-1610)




^{*}THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 INCH (0.254mm)

PACKAGE DESCRIPTION

N Package 16-Lead PDIP (Narrow .300 Inch)


(Reference LTC DWG # 05-08-1510)



^{*}THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 INCH (0.254mm)

SW Package 16-Lead Plastic Small Outline (Wide .300 Inch)

(Reference LTC DWG # 05-08-1620)



THE PART MAY BE SUPPLIED WITH OR WITHOUT ANY OF THE OPTIONS
4. THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS,
MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .006" (0.15mm)

LINEAD

REVISION HISTORY (Revision history begins at Rev B)

REV	DATE	DESCRIPTION	PAGE NUMBER
В	03/10	Revised Features section to remove "UL Recognized" and UL logo.	1

LTC692/LTC693

RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LTC690	5V Supply Monitor, Watchdog Timer and Battery Backup	4.65V Threshold
LTC694-3.3	3.3V Supply Monitor, Watchdog Timer and Battery Backup	2.9V Threshold
LTC1232	5V Supply Monitor, Watchdog Timer and Pushbutton Reset	4.37V/4.62V Threshold
LTC1326	Micropower Precision Triple Supply Monitor	4.725V, 3.118V, 1V Threshold (±0.75%)
LTC1536	Precision Triple Supply Monitor for PCI Applications	Meets PCI t _{FALL} Timing Specifications
LTC1726	Micropower Triple Supply Monitor for 2.5V/5V, 3.3V and ADJ	Adjustable RESET and Watchdog Timeouts
LTC1727	Micropower Triple Supply Monitor with Open-Drain Reset	Individual Monitor Outputs in MSOP
LTC1728	Micropower Triple Supply Monitor with Open-Drain Reset	5-Lead SOT-23 Package
LTC2900	Programmable Quad Supply Monitor	Adjustable RESET 10-Lead MSOP and 3mm × 3mm 10-Lead DFN
LTC2901	Programmable Quad Supply Monitor	Adjustable RESET and Watchdog Timer, 16-Lead SSOP Package
LTC2902	Programmable Quad Supply Monitor	Adjustable RESET and Tolerance, 16-Lead SSOP Package, Margining
LTC2903	Precision Quad Supply Monitor	6-Lead SOT-23 Package, Ultralow Voltage Reset
LTC2904	3-State Programmable Precision Dual Supply Monitor	Adjustable Tolerance, 8-Lead SOT-23 Package
LTC2905	3-State Programmable Precision Dual Supply Monitor	Adjustable RESET and Tolerance, 8-Lead SOT-23 Package
LTC2906	Precision Dual Supply Monitor 1 Selectable and 1 Adjustable	Separate V _{CC} Pin, RST/ RST Outputs
LTC2907	Precision Dual Supply Monitor 1 Selectable and 1 Adjustable	Separate V _{CC} Pin, Adjustable Reset Timer
LTC2908	Precision Six Supply Monitor (Four Fixed and 2 Adjustable)	8-Lead SOT-23 and DDB Packages
LTC2909	Precision Triple/Dual Input UV, OV	2 ADJ Inputs
LTC2910	Octal Positive/Negative Voltage Monitor	16-Lead SSOP and 5mm × 3mm DFN Packages
LTC2912	Single UV/OV Voltage Monitor, Adjustable UV and OV	8-Lead TSOT and 3mm × 2mm DFN Packages
LTC2913	Dual UV/OV Voltage Monitor	10-Lead MSOP and 3mm × 3mm DFN Packages
LTC2914	Qual UV/OV Positive/Negative Voltage Monitor	16-Lead SSOP and 5mm × 3mm DFN Packages
LTC2915	Single Supervisor with 27 Selectable Thresholds	10-Lead MSOP and 3mm × 2mm DFN-10 Packages
LTC2916	Single Supervisor with 9 Selectable Thresholds	Manual Reset, 10-Lead MSOP and 3mm × 2mm DFN-10 Packages