
# **ABSOLUTE MAXIMUM RATINGS (Note 1)**

$V_{CC}$ to GND $-0.5$ to $7.5$ V	
Logic Inputs to GND0.5 to 7.5V	
Operating Temperature Range	
LTC1446C/LTC1446LC0°C to 70°C	
LTC1446I/LTC1446LI40°C to 85°C	

V <sub>OUT A</sub> /V <sub>OUT B</sub> 0.5V to V <sub>CC</sub>	+ 0.5V
Maximum Junction Temperature	. 125°C
Storage Temperature Range65°C to	150°C
Lead Temperature (Soldering, 10 sec)	300°C

# PACKAGE/ORDER INFORMATION



Consult factory for Military grade parts.

**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full operating temperature range.  $V_{CC} = 4.5V$  to 5.5V (LTC1446), 2.7V to 5.5V (LTC1446L),  $V_{OUT\ A}$  and  $V_{OUT\ B}$  unloaded,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
DAC							
	Resolution		•	12			Bits
DNL	Differential Nonlinearity	Guaranteed Monotonic (Note 2)	•		±0.2	±0.5	LSB
INL	Integral Nonlinearity	T <sub>A</sub> = 25°C	•		±2.0 ±2.5	4.5 5.0	LSB LSB
ZSE	Zero-Scale Error		•	0	3	18	mV
$V_{0S}$	Offset Error		•		±2	±18	mV
V <sub>OS</sub> TC	Offset Error Tempco				±15		μV/°C
V <sub>FS</sub>	Full-Scale Voltage	LTC1446, T <sub>A</sub> = 25°C LTC1446 LTC1446L, T <sub>A</sub> = 25°C LTC1446L	•	4.065 4.045 2.470 2.460	4.095 4.095 2.500 2.500	4.125 4.145 2.530 2.540	V V V
V <sub>FS</sub> TC	Full-Scale Voltage Tempco				±0.1		LSB/°C
Power Supp	ly (LTC1446)						
$V_{CC}$	Positive Supply Voltage	For Specified Performance	•	4.5		5.5	V
I <sub>CC</sub>	Supply Current	4.5V ≤ V <sub>CC</sub> ≤ 5.5V (Note 5)	•		1000	1500	μА
Power Supp	ly (LTC1446L)						
$V_{CC}$	Positive Supply Voltage	For Specified Performance	•	2.7		5.5	V
I <sub>CC</sub>	Supply Current	$2.7V \le V_{CC} \le 5.5V$ (Note 5)	•		650	1000	μА

# **ELECTRICAL CHARACTERISTICS**

The ullet denotes the specifications which apply over the full operating temperature range.  $V_{CC} = 4.5V$  to 5.5V (LTC1446), 2.7V to 5.5V (LTC1446L),  $V_{OUT\ A}$  and  $V_{OUT\ B}$  unloaded,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Op Amp DC	Performance	·	<u>.</u>				
	Short-Circuit Current Low	V <sub>OUT</sub> Shorted to GND	•		55	120	mA
	Short-Circuit Current High	V <sub>OUT</sub> Shorted to V <sub>CC</sub>	•		70	120	mA
	Output Impedance to GND	Input Code = 0	•		40	160	Ω
AC Perform	ance	·					
	Voltage Output Slew Rate	(Note 3)	•	0.5	1		V/µs
	Voltage Output Settling Time	(Notes 3, 4) to ±0.5LSB			14		μs

The  $\bullet$  denotes the specifications which apply over the full operating temperature range.  $V_{CC} = 5V$  (LTC1446),  $V_{CC} = 3V$  (LTC1446L),  $V_{CC} = 3V$ 

			T	LTC144	6	L1	C1446	iL	
SYMBOL	PARAMETER	CONDITIONS		MIN TYP	MAX	MIN	TYP	MAX	UNITS
Digital I/O									
V <sub>IH</sub>	Digital Input High Voltage	•		2.4		2			V
$V_{IL}$	Digital Input Low Voltage	•			0.8			0.6	V
$V_{OH}$	Digital Output High Voltage	I <sub>OUT</sub> = -1mA		V <sub>CC</sub> - 1.0		$V_{CC} - 0.7$			V
$V_{0L}$	Digital Output Low Voltage	I <sub>OUT</sub> = 1mA			0.4			0.4	V
I <sub>LEAK</sub>	Digital Input Leakage	V <sub>IN</sub> = GND to V <sub>CC</sub>			±10			±10	μА
C <sub>IN</sub>	Digital Input Capacitance	Guaranteed by Design			10			10	pF
Switching									
t <sub>1</sub>	D <sub>IN</sub> Valid to CLK Setup	•		40		60			ns
t <sub>2</sub>	D <sub>IN</sub> Valid to CLK Hold	•		0		0			ns
t <sub>3</sub>	CLK High Time	•		40		60			ns
t <sub>4</sub>	CLK Low Time	•		40		60			ns
t <sub>5</sub>	CS/LD Pulse Width	•		50		80			ns
$t_6$	LSB CLK to CS/LD	•		40		60			ns
$\overline{t_7}$	CS/LD Low to CLK	•		20		30			ns
t <sub>8</sub>	D <sub>OUT</sub> Output Delay	C <sub>LOAD</sub> = 15pF			150			220	ns
t <sub>9</sub>	CLK Low to CS/LD Low	•		20		30			ns

**Note 1:** Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

**Note 2:** Nonlinearity is defined from the first code that is greater than or equal to the maximum offset specification to code 4095 (full scale).


**Note 3:** Load is  $5k\Omega$  in parallel with 100pF.


**Note 4:** DAC switched between all 1s and the code corresponding to  $V_{OS}$  for the part.


**Note 5:** Digital inputs at 0V or V<sub>CC</sub>.





# TYPICAL PERFORMANCE CHARACTERISTICS

























# TYPICAL PERFORMANCE CHARACTERISTICS


LTC1446L Supply Current vs Logic Input Voltage




LTC1446 Supply Current vs Temperature



LTC1446L Supply Current vs Temperature



#### **Large Signal Transient Response**



PIN FUNCTIONS

**CLK:** The Serial Interface Clock.

**DIN:** The Serial Interface Data.

**CS/LD:** The Serial Interface Enable and Load Control. When  $\overline{\text{CS}}/\text{LD}$  is low the CLK signal is enabled, so the data can be clocked in. When  $\overline{\text{CS}}/\text{LD}$  is pulled high data is loaded from the shift register into the DAC registers, updating the DAC outputs.


**D**<sub>OUT</sub>: The output of the shift register which becomes valid on the rising edge of the serial clock.

GND: Ground.


Vout A, Vout B: Buffered DAC Outputs.

 $\textbf{V}_{\textbf{CC}}\text{:}$  Positive Supply Input. 4.5V  $\leq$  V $_{\text{CC}} \leq$  5.5V (LTC1446), 2.7V  $\leq$  V $_{\text{CC}} \leq$  5.5V (LTC1446L). Requires a 0.1µF bypass capacitor to ground.

# **BLOCK DIAGRAM**



# TIMING DIAGRAM



### **DEFINITIONS**

#### Resolution (n)

Resolution is defined as the number of digital input bits, n. It defines the number of DAC output states  $(2^n)$  that divide the full-scale range. The resolution does not imply linearity.

### Full-Scale Voltage (V<sub>FS</sub>)

This is the output of the DAC when all bits are set to one.

### Voltage Offset Error (Vos)

The theoretical voltage at the output when the DAC is loaded with all zeros. The output amplifier can have a true negative offset, but because the part is operated from a single supply, the output cannot go below zero. If the offset is negative, the output will remain near OV resulting in the transfer curve shown in Figure 1.




Figure 1. Effect of Negative Offset

The offset of the part is measured at the code that corresponds to the maximum offset specification:

$$V_{OS} = V_{OUT} - [(Code)(V_{FS})/(2^n - 1)]$$

## Least Significant Bit (LSB)

One LSB is the ideal voltage difference between two successive codes.

LSB = 
$$(V_{FS} - V_{OS})/(2^n - 1) = (V_{FS} - V_{OS})/4095$$

#### Nominal LSBs:

LTC1446 LSB = 4.095V/4095 = 1mV LTC1446L LSB = 2.5V/4095 = 0.610mV

#### **Zero Scale Error (ZSE)**

The output voltage when the DAC is loaded with all zeros. Since this is a single supply part this value cannot be less than 0V.

### Integral Nonlinearity (INL)

End-point INL is the maximum deviation from a straight line passing through the end points of the DAC transfer curve. Because the part operates from a single supply and the output cannot go below 0, the linearity is measured between full scale and the code corresponding to the maximum offset specification. The INL error at a given input code is calculated as follows:

$$INL = [V_{OIJT} - V_{OS} - (V_{FS} - V_{OS})(Code/4095)]/LSB$$

 $V_{OUT}$  = the output voltage of the DAC measured at the given input code

### **Differential Nonlinearity (DNL)**

DNL is the difference between the measured change and the ideal 1LSB change between any two adjacent codes. The DNL error between any two codes is calculated as follows:

$$DNL = (\Delta V_{OUT} - LSB)/LSB$$

 $\Delta V_{OUT}$  = The measured voltage difference between two adjacent codes



### **OPERATION**

#### Serial Interface

The data on the  $D_{IN}$  input is loaded into the shift register on the rising edge of the clock. Data is loaded as one 24-bit word where the first 12 bits are for DAC A and the second 12 are for DAC B. For each 12-bit segment the MSB is loaded first. Data from the shift register is loaded into the DAC register when  $\overline{CS}/\overline{LD}$  is pulled high. The clock is disabled internally when  $\overline{CS}/\overline{LD}$  is high. Note: CLK must be low before  $\overline{CS}/\overline{LD}$  is pulled low to avoid an extra internal clock pulse.

The buffered output of the 24-bit shift register is available on the  $D_{OUT}$  pin which swings from GND to  $V_{CC}$ .

Multiple LTC1446/LTC1446L's may be daisy-chained together by connecting the  $D_{OUT}$  pin to the  $D_{IN}$  pin of the next chip, while the clock and  $\overline{CS}/LD$  signals remain common to all chips in the daisy chain. The serial data is clocked to all of the chips, then the  $\overline{CS}/LD$  signal is pulled high to update all of them simultaneously.

#### **Voltage Output**

The LTC1446/LTC1446L include an internal voltage reference which is connected to each DAC. The LTC1446 has a full scale of 4.095V making 1LSB equal to 1mV. The LTC1446L has a full scale of 2.5V making 1LSB equal to 0.61mV.


The LTC1446/LTC1446L rail-to-rail buffered outputs can source or sink 5mA when operating with a 5V supply while pulling to within 300mV of the positive supply voltage or ground. The outputs swing to within a few millivolts of either supply rail when unloaded and have an equivalent output resistance of  $40\Omega$  when driving a load to the rails. The buffer amplifiers can drive 1000pF without going into oscillation. The output noise spectral density is  $600\text{nV}/\sqrt{\text{Hz}}$  at 1kHz.


# TYPICAL APPLICATIONS

This circuit shows how to use an LTC1446 and an LT $^{\odot}$ 1077 to make a wide bipolar output swing 12-bit DAC with an offset that can be digitally programmed. V<sub>OUT A</sub>, which can be set by loading the appropriate digital code

for DAC A, sets the offset. As this value changes, the transfer curve for the output moves up and down as illustrated in the graph below.

#### A Wide Swing, Bipolar Output DAC with Digitally Controlled Offset






# TYPICAL APPLICATIONS

This circuit shows how to use one LTC1446 to make an autoranging ADC. The microprocessor sets the reference span and the Common pin for the analog input by loading the appropriate digital code into the LTC1446.  $V_{OUT\ A}$  controls the Common pin for the analog inputs to the LTC1296 and  $V_{OUT\ B}$  controls the reference span by setting

the REF<sup>+</sup> pin on the LTC1296. The LTC1296 has a Shutdown pin that goes low in shutdown mode. This will turn off the PNP transistor supplying power to the LTC1446. The resistor and capacitor on the LTC1446 outputs act as a lowpass filter for noise.

#### An Autoranging 8-Channel ADC with Shutdown








# PACKAGE DESCRIPTION Dimensions in inches (millimeters) unless otherwise noted.

### N8 Package 8-Lead PDIP (Narrow 0.300)

(LTC DWG# 05-08-1510)









<sup>\*</sup>THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.010 INCH (0.254mm)


#### S8 Package 8-Lead Plastic Small Outline (Narrow 0.150) (LTC DWG # 05-08-1610)





<sup>\*</sup>DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE

<sup>\*\*</sup>DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE



# LTC1446/LTC1446L

# **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS
LTC1257	Single 12-Bit $V_{OUT}$ DAC, Full Scale: 2.048V, $V_{CC}$ : 4.75V to 15.75V, Reference Can Be Overdriven up to 12V, i.e., FS Max = 12V	5V to 15V Single Supply, Complete V <sub>OUT</sub> DAC in SO-8 Package
LTC1451	Single Rail-to-Rail Output 12-Bit DAC, Full Scale: 4.095V, V <sub>CC</sub> : 4.5V to 5.5V Internal 2.048V Reference Brought Out to Pin	Low Power, Complete V <sub>OUT</sub> DAC in SO-8 Package
LTC1452	Single Rail-to-Rail 12-Bit V <sub>OUT</sub> Mulitplying DAC, V <sub>CC</sub> : 2.7V to 5.5V	Low Power, Mulitplying V <sub>OUT</sub> DAC with Rail-to-Rail Buffer Amplifier in SO-8 Package
LTC1453	Single Rail-to-Rail 12-Bit V <sub>OUT</sub> DAC, Full Scale: 2.5V, V <sub>CC</sub> : 2.7V to 5.5V	3V, Low Power, Complete V <sub>OUT</sub> DAC in SO-8 Package
LTC1454/LTC1454L	Dual 12-Bit V <sub>OUT</sub> DACs in a 16-Lead SO Package with Added Functionality	LTC1454: V <sub>CC</sub> = 4.5V to 5.5V, V <sub>OUT</sub> = 0V to 4.095V LTC1454L: V <sub>CC</sub> = 2.7V to 5.5V, V <sub>OUT</sub> = 0V to 2.5V
LTC1456	Single Rail-to-Rail Output 12-Bit DAC with Clear Pin Full Scale: 4.095V, V <sub>CC</sub> : 4.5V to 5.5V	Low Power, Complete V <sub>OUT</sub> DAC in SO-8 Package with Clear Pin
LTC1458/LTC1458L	Quad 12-Bit V <sub>OUT</sub> DACs in 28-Lead SW and SSOP Packages	LTC1458: V <sub>CC</sub> = 4.5V to 5.5V, V <sub>OUT</sub> = 0V to 4.095V LTC1458L: V <sub>CC</sub> = 2.7V to 5.5V, V <sub>OUT</sub> = 0V to 2.5V
LTC1654	Dual 14-Bit DAC in SSOP	Variable Speed, Variable Gain, 1LSB DNL
LTC1661	Dual 10-Bit V <sub>OUT</sub> DAC in MSOP	Low Cost, 0.75LSB DNL
LTC1662	Dual 10-Bit V <sub>OUT</sub> DAC in MSOP	Ultra Low Power = 1.5µA Supply Current