## LT8606/LT8606B


## **ABSOLUTE MAXIMUM RATINGS**


(Note 1)

V <sub>IN</sub> , EN/UV, PG	42V
FB, TR/SS	4V
SYNC Voltage	6V

Operating Junction Temperatur	re Range (Note 2)
LT8606E	40°C to 125°C
LT8606I	40°C to 125°C
LT8606J	40°C to 150°C
LT8606H	40°C to 150°C
Storage Temperature Range	65°C to 150°C

## PIN CONFIGURATION





## ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE	
LT8606EMSE#PBF	LT8606EMSE#TRPBF	LTGXT	10-Lead Plastic MSOP	-40°C to 125°C	
LT8606IMSE#PBF	LT8606IMSE#TRPBF	LTGXT	10-Lead Plastic MSOP	-40°C to 125°C	
LT8606HMSE#PBF	LT8606HMSE#TRPBF	LTGXT	10-Lead Plastic MSOP	-40°C to 150°C	
LT8606EDC#TRMPBF	LT8606EDC#TRPBF	LGXV	8-Lead Plastic 2mm × 2mm DFN	-40°C to 125°C	
LT8606IDC#TRMPBF	LT8606IDC#TRPBF	LGXV	8-Lead Plastic 2mm × 2mm DFN	-40°C to 125°C	
LT8606HDC#TRMPBF	LT8606HDC#TRPBF	LGXV	8-Lead Plastic 2mm × 2mm DFN	-40°C to 150°C	
LT8606BEDC#TRMPBF	LT8606BEDC#TRPBF	LGXW	8-Lead Plastic 2mm × 2mm DFN	-40°C to 125°C	
LT8606BIDC#TRMPBF	LT8606BIDC#TRPBF	LGXW	8-Lead Plastic 2mm × 2mm DFN	-40°C to 125°C	
LT8606BHDC#TRMPBF	LT8606BHDC#TRPBF	LGXW	8-Lead Plastic 2mm × 2mm DFN	-40°C to 150°C	
AUTOMOTIVE PRODUCTS**					
LT8606EMSE#WPBF	LT8606EMSE#WTRPBF	LTGXT	10-Lead Plastic MSOP	-40°C to 125°C	
LT8606IMSE#WPBF	LT8606IMSE#WTRPBF	LTGXT	10-Lead Plastic MSOP	-40°C to 125°C	
LT8606JMSE#WPBF	LT8606JMSE#WTRPBF	LTGXT	10-Lead Plastic MSOP	-40°C to 150°C	
LT8606HMSE#WPBF	LT8606HMSE#WTRPBF	LTGXT	10-Lead Plastic MSOP	-40°C to 150°C	
LT8606EDC#WTRMPBF	LT8606EDC#WTRPBF	LGXV	8-Lead Plastic 2mm × 2mm DFN	-40°C to 125°C	
LT8606IDC#WTRMPBF	LT8606IDC#WTRPBF	LGXV	8-Lead Plastic 2mm × 2mm DFN	-40°C to 125°C	
LT8606JDC#WTRMPBF	LT8606JDC#WTRPBF	LGXV	8-Lead Plastic 2mm × 2mm DFN	-40°C to 150°C	
LT8606HDC#WTRMPBF	LT8606HDC#WTRPBF	LGXV	8-Lead Plastic 2mm × 2mm DFN	-40°C to 150°C	

Contact the factory for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container.

Tape and reel specifications. Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.

<sup>\*\*</sup>Versions of this part are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. These models are designated with a #W suffix. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

# **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25\,^{\circ}\text{C}$ .

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Minimum Input Voltage		•		2.5	3.0 3.2	V
V <sub>IN</sub> Quiescent Current	$V_{EN/UV}$ = 0V $V_{EN/UV}$ = 2V, Not Switching, $V_{SYNC}$ = 0V or LT8606 DFN, $V_{IN} \le 36V$	•		1 1.7	5 12	μA μA
V <sub>IN</sub> Current in Regulation	$V_{IN}$ = 6V, $V_{OUT}$ = 2.7V, Output Load = 100 $\mu$ A $V_{IN}$ = 6V, $V_{OUT}$ = 2.7V, Output Load = 1mA	•		56 500	90 700	μA μA
Feedback Reference Voltage	MSOP Package V <sub>IN</sub> = 6V, I <sub>LOAD</sub> = 100mA V <sub>IN</sub> = 6V, I <sub>LOAD</sub> = 100mA	•	0.774 0.762	0.778 0.778	0.782 0.798	V
	DFN Package $V_{IN}$ = 6V, $I_{LOAD}$ = 100mA $V_{IN}$ = 6V, $I_{LOAD}$ = 100mA	•	0.771 0.753	0.778 0.778	0.785 0.803	V V
Feedback Voltage Line Regulation	V <sub>IN</sub> = 4.0V to 40V	•		±0.02	±0.06	%/V
Feedback Pin Input Current	V <sub>FB</sub> = 1V				±20	nA
Minimum On-Time	I <sub>LOAD</sub> = 300mA, SYNC = 0V or LT8606 DFN I <sub>LOAD</sub> = 300mA, SYNC = 1.9V or LT8606B DFN	•		35 35	65 60	ns ns
Minimum Off Time	I <sub>LOAD</sub> = 300mA	•		93	130	ns
Oscillator Frequency	MSOP Package R <sub>T</sub> = 221k, I <sub>LOAD</sub> = 250mA R <sub>T</sub> = 60.4k, I <sub>LOAD</sub> = 250mA R <sub>T</sub> = 18.2k, I <sub>LOAD</sub> = 250mA	•	155 640 1.90	200 700 2.00	245 760 2.10	kHz kHz MHz
	DFN Package R <sub>T</sub> = 221k, I <sub>LOAD</sub> = 250mA R <sub>T</sub> = 60.4k, I <sub>LOAD</sub> = 250mA R <sub>T</sub> = 18.2k, I <sub>LOAD</sub> = 250mA	•	140 610 1.85	200 700 2.00	260 790 2.15	kHz kHz MHz
Top Power NMOS On-Resistance	$I_{LOAD} = 250 \text{mA}$			375		mΩ
Top Power NMOS Current Limit	MSOP Package	•	0.65	0.9	1.15	A
	DFN Package	•	0.65	1.1	1.4	A
Bottom Power NMOS On-Resistance				240		mΩ
SW Leakage Current	V <sub>IN</sub> = 36V				5	μΑ
EN/UV Pin Threshold	EN/UV Rising	•	0.99	1.05	1.11	V
EN/UV Pin Hysteresis				50		mV
EN/UV Pin Current	$V_{EN/UV} = 2V$				±20	nA
PG Upper Threshold Offset from $V_{FB}$	V <sub>FB</sub> Rising	•	5.0	8.5	13.0	%
PG Lower Threshold Offset from V <sub>FB</sub>	V <sub>FB</sub> Falling	•	5.0	8.5	13.0	%
PG Hysteresis				0.5		%
PG Leakage	V <sub>PG</sub> = 42V				±200	nA
PG Pull-Down Resistance	V <sub>PG</sub> = 0.1V			550	1200	Ω
Sync Low Input Voltage	MSOP Only	•	0.4	0.9		V
Sync High Input Voltage	INTV <sub>CC</sub> = 3.5V, MSOP Only	•		2.7	3.2	V
TR/SS Source Current	MSOP Only	•	1	2	3	μA
TR/SS Pull-Down Resistance	Fault Condition, TR/SS = 0.1V, MSOP Only			300	900	Ω
Spread Spectrum Modulation Frequency	V <sub>SYNC</sub> = 3.3V, MSOP Only		0.5	3	6	kHz

## **ELECTRICAL CHARACTERISTICS**

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime. Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.


**Note 2:** The LT8606E is guaranteed to meet performance specifications from 0°C to 125°C junction temperature. Specifications over the -40°C to 125°C operating junction temperature range are assured by design, characterization, and correlation with statistical process controls. The LT8606I is guaranteed over the full -40°C to 125°C operating junction

temperature range. The LT8606H is guaranteed over the full –40°C to 150°C operating junction temperature range. High junction temperatures degrade operating lifetimes. Operating lifetime is derated at junction temperatures greater than 125°C.


**Note 3:** This IC includes overtemperature protection that is intended to protect the device during overload conditions. Junction temperature will exceed 150°C when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature will reduce lifetime.

## TYPICAL PERFORMANCE CHARACTERISTICS TA = 25°C, unless otherwise noted.


### Efficiency (5V Output, Burst Mode Operation)




#### Efficiency (5V Output, Burst Mode Operation)




## Efficiency (3.3V Output, Burst Mode Operation)




## Efficiency (3.3V Output, Burst Mode Operation)





#### FB Voltage





#### Load Regulation






















Rev. [


Minimum On-Time vs Temperature




Minimum Off-Time vs Temperature




**Dropout Voltage vs Output Current** 




Switching Frequency vs Temperature





**Burst Frequency vs Output Current** 





Minimum Load to Full Frequency (SYNC Float to 1.9V) (MSOP Package)


























#### **Radiated EMI Performance** (CISPR25 Radiated Emission Test with Class 5 Peak Limits) VERTICAL POLARIZATION PEAK DETECTOR 45 40 35 30 AMPLITUDE (dBµV) 25 20 15 10 5 0 **CLASS 5 PEAK LIMIT** SPREAD SPECTRUM MODE -5 FIXED FREQUENCY 100 200 300 500 700 800 1000 FREQUENCY (MHz) 8606 G31 DC2564A DEMO BOARD WITH EMI FILTER INSTALLED

Rev. D

14V INPUT TO 5V OUTPUT AT 350mA, f<sub>SW</sub> = 2MHz

### PIN FUNCTIONS

**BST:** This pin is used to provide a drive voltage, higher than the input voltage, to the topside power switch. Place a  $0.1\mu\text{F}$  boost capacitor as close as possible to the IC. Do not place a resistor in series with this pin.

**SW:** The SW pin is the output of the internal power switches. Connect this pin to the inductor and boost capacitor. This node should be kept small on the PCB for good performance.

<code>INTVcc</code> Internal 3.5V Regulator Bypass Pin. The internal power drivers and control circuits are powered from this voltage.  $INTV_{CC}$  max output current is 20mA. Voltage on  $INTV_{CC}$  will vary between 2.8V and 3.5V. Decouple this pin to power ground with at least a 1µF low ESR ceramic capacitor. Do not load the  $INTV_{CC}$  pin with external circuitry.

**RT:** A resistor is tied between RT and ground to set the switching frequency. When synchronizing, the R<sub>T</sub> resistor should be chosen to set the LT8606 switching frequency to equal or below the lowest synchronization input.

**SYNC (MSOP Only):** External Clock Synchronization Input. Ground this pin for low ripple Burst Mode operation at low output loads. Tie to a clock source for synchronization to an external frequency. Leave floating for pulse-skipping mode with no spread spectrum modulation. Tie to INTV $_{\rm CC}$  or tie to a voltage between 3.2V and 5.0V for pulse-skipping mode with spread spectrum modulation. When in pulse-skipping mode, the  $\rm I_Q$  regulating no load will increase to several mA. There is no SYNC pin on the LT8606 DFN package. The LT8606 DFN package internally ties SYNC to ground. The LT8606B package internally floats SYNC.

**FB:** The LT8606 regulates the FB pin to 0.778V. Connect the feedback resistor divider tap to this pin.

**TR/SS (MSOP Only):** Output Tracking and Soft-Start Pin. This pin allows user control of output voltage ramp rate during start-up. A TR/SS voltage below 0.778V forces the LT8606 to regulate the FB pin to equal the TR/SS pin voltage. When TR/SS is above 0.778V, the tracking function is disabled and the internal reference resumes control of the error amplifier. An internal  $2\mu$ A pull-up current from INTV<sub>CC</sub> on this pin allows a capacitor to program output voltage slew rate. This pin is pulled to ground with a  $300\Omega$  MOSFET during shutdown and fault conditions; use a series resistor if driving from a low impedance output. There is no TR/SS pin on the LT8606 or LT8606B DFN and the node is internally floated.


**PG:** The PG pin is the open-drain output of an internal comparator. PG remains low until the FB pin is within  $\pm 8.5\%$  of the final regulation voltage, and there are no fault conditions. PG is valid when  $V_{IN}$  is above 3.2V and when EN/UV is high. PG is pulled low when  $V_{IN}$  is above 3.2V and EN/UV is low. If  $V_{IN}$  is near zero, PG will be high impedance.

 $m V_{IN}$ : The V $_{IN}$  pin supplies current to the LT8606 internal circuitry and to the internal topside power switch. This pin must be locally bypassed. Be sure to place the positive terminal of the input capacitor as close as possible to the V $_{IN}$  pins, and the negative capacitor terminal as close as possible to the GND pins.

**EN/UV:** The LT8606 is shut down when this pin is low and active when this pin is high. The hysteretic threshold voltage is 1.05V going up and 1.00V going down. Tie to  $V_{IN}$  if the shutdown feature is not used. An external resistor divider from  $V_{IN}$  can be used to program a  $V_{IN}$  threshold below which the LT8606 will shut down.

**GND:** Exposed Pad Pin. The exposed pad must be connected to the negative terminal of the input capacitor and soldered to the PCB in order to lower the thermal resistance.

## **BLOCK DIAGRAM**



### **OPERATION**

The LT8606 is a monolithic constant frequency current mode step-down DC/DC converter. An oscillator with frequency set using a resistor on the RT pin turns on the internal top power switch at the beginning of each clock cycle. Current in the inductor then increases until the top switch current comparator trips and turns off the top power switch. The peak inductor current at which the top switch turns off is controlled by the voltage on the internal VC node. The error amplifier servos the VC node by comparing the voltage on the V<sub>FR</sub> pin with an internal 0.778V reference. When the load current increases it causes a reduction in the feedback voltage relative to the reference leading the error amplifier to raise the VC voltage until the average inductor current matches the new load current. When the top power switch turns off the synchronous power switch turns on until the next clock cycle begins or inductor current falls to zero. If overload conditions result in excess current flowing through the bottom switch, the next clock cycle will be delayed until switch current returns to a safe level.

If the EN/UV pin is low, the LT8606 is shut down and draws  $1\mu A$  from the input. When the EN/UV pin is above 1.05V, the switching regulator becomes active.

To optimize efficiency at light loads, the LT8606 enters Burst Mode operation during light load situations.

Between bursts, all circuitry associated with controlling the output switch is shut down, reducing the input supply current to 1.7µA. In a typical application, 3.0µA will be consumed from the input supply when regulating with no load. The SYNC pin is tied low to use Burst Mode operation and can be floated to use pulse-skipping mode. If a clock is applied to the SYNC pin the part will synchronize to an external clock frequency and operate in pulse-skipping mode. While in pulse-skipping mode the oscillator operates continuously and positive SW transitions are aligned to the clock. During light loads, switch pulses are skipped to regulate the output and the guiescent current will be several mA. The SYNC pin may be tied high for spread spectrum modulation mode, and the LT8606 will operate similar to pulse-skipping mode but vary the clock frequency to reduce EMI. The LT8606 DFN has no SYNC pin and will always operate in Burst Mode operation. The LT8606B has no SYNC pin and will operate in pulse-skippina mode.

Comparators monitoring the FB pin voltage will pull the PG pin low if the output voltage varies more than ±8.5% (typical) from the set point, or if a fault condition is present.

The oscillator reduces the LT8606's operating frequency when the voltage at the FB pin is low and the part is in Burst Mode operation. This frequency foldback helps to control the inductor current when the output voltage is lower than the programmed value which occurs during start-up.

### **Achieving Ultralow Quiescent Current**

To enhance efficiency at light loads, the LT8606 enters into low ripple Burst Mode operation, which keeps the output capacitor charged to the desired output voltage while minimizing the input quiescent current and minimizing output voltage ripple. In Burst Mode operation the LT8606 delivers single small pulses of current to the output capacitor followed by sleep periods where the output power is supplied by the output capacitor. While in sleep mode the LT8606 consumes 1.7µA.

As the output load decreases, the frequency of single current pulses decreases (see Figure 1) and the percentage of time the LT8606 is in sleep mode increases, resulting in much higher light load efficiency than for typical converters. By maximizing the time between pulses, the converter quiescent current approaches 3.0µA for a typical application when there is no output load. Therefore, to optimize the quiescent current performance at light loads, the current in the feedback resistor divider must be minimized as it appears to the output as load current.

While in Burst Mode operation the current limit of the top switch is approximately 150mA resulting in output voltage ripple shown in Figure 3. Increasing the output capacitance will decrease the output ripple proportionally. As load ramps upward from zero the switching frequency will increase but only up to the switching frequency programmed by the resistor at the RT pin as shown in Table 1. The output load at which the LT8606 reaches the programmed frequency varies based on input voltage, output voltage, and inductor choice.

For some applications it is desirable for the LT8606 to operate in pulse-skipping mode, offering two major differences from Burst Mode operation. First is the clock stays awake at all times and all switching cycles are aligned to the clock. In this mode much of the internal circuitry is awake at all times, increasing quiescent current to several hundred  $\mu A$ . Second is that full switching frequency is reached at lower output load than in Burst Mode operation as shown in Figure 2. Full Switching Frequency Minimum Load vs VIN in Pulse Skipping Mode (MSOP ONLY). To enable pulse-skipping mode the SYNC pin is floated. To achieve spread spectrum modulation with pulse-skipping mode, the SYNC pin is tied high.




Figure 1. SW Burst Mode Frequency vs Output Current




Figure 2. Full Switching Frequency Minimum Load vs  $V_{IN}$  in Pulse Skipping Mode (MSOP ONLY)




Figure 3. Burst Mode Operation

While a clock is applied to the SYNC pin the LT8606 will also operate in pulse-skipping mode. The LT8606 DFN is always programmed for Burst Mode operation and cannot enter pulse-skipping mode. The LT8606B DFN is programmed for pulse-skipping mode and cannot enter Burst Mode operation.

#### **FB Resistor Network**

The output voltage is programmed with a resistor divider between the output and the FB pin. Choose the resistor values according to:

$$R1 = R2 \left( \frac{V_{OUT}}{0.778V} - 1 \right)$$

1% resistors are recommended to maintain output voltage accuracy.

The total resistance of the FB resistor divider should be selected to be as large as possible when good low load efficiency is desired: The resistor divider generates a small load on the output, which should be minimized to optimize the quiescent current at low loads.

When using large FB resistors, a 10pF phase lead capacitor should be connected from  $V_{OLIT}$  to FB.

### **Setting the Switching Frequency**

The LT8606 uses a constant frequency PWM architecture that can be programmed to switch from 200kHz to 2.2MHz by using a resistor tied from the RT pin to ground. A table showing the necessary  $R_T$  value for a desired switching frequency is in Table 1. When in spread spectrum modulation mode, the frequency is modulated upwards of the frequency set by  $R_T$ .

Table 1. SW Frequency vs R<sub>T</sub> Value

f <sub>SW</sub> (MHz)	R <sub>T</sub> (kΩ)
0.2	221
0.300	143
0.400	110
0.500	86.6
0.600	71.5
0.700	60.4
0.800	52.3
0.900	46.4
1.000	40.2
1.200	33.2
1.400	27.4
1.600	23.7
1.800	20.5
2.000	18.2
2.200	16.2

#### **Operating Frequency Selection and Trade-Offs**

Selection of the operating frequency is a trade-off between efficiency, component size, and input voltage range. The advantage of high frequency operation is that smaller inductor and capacitor values may be used. The disadvantages are lower efficiency and a smaller input voltage range.

The highest switching frequency  $(f_{SW(MAX)})$  for a given application can be calculated as follows:

$$f_{SW(MAX)} = \frac{V_{OUT} + V_{SW(BOT)}}{t_{ON(MIN)} \Big( V_{IN} - V_{SW(TOP)} + V_{SW(BOT)} \Big)}$$

where  $V_{IN}$  is the typical input voltage,  $V_{OUT}$  is the output voltage,  $V_{SW(TOP)}$  and  $V_{SW(BOT)}$  are the internal switch drops (~0.13V, ~0.06V, respectively at max load) and  $t_{ON(MIN)}$  is the minimum top switch on-time (see Electrical Characteristics). This equation shows that slower switching frequency is necessary to accommodate a high  $V_{IN}/V_{OUT}$  ratio.

For transient operation  $V_{IN}$  may go as high as the Abs Max rating regardless of the  $R_T$  value, however the LT8606 will reduce switching frequency as necessary to maintain control of inductor current to assure safe operation.

The LT8606 is capable of maximum duty cycle approaching 100%, and the  $V_{IN}$  to  $V_{OUT}$  dropout is limited by the  $R_{DS(ON)}$  of the top switch. In this mode the LT8606 skips switch cycles, resulting in a lower switching frequency than programmed by  $R_T$ .

For applications that cannot allow deviation from the programmed switching frequency at low  $V_{IN}/V_{OUT}$  ratios use the following formula to set switching frequency:

$$V_{IN(MIN)} = \frac{V_{OUT} + V_{SW(BOT)}}{1 - f_{SW} \cdot t_{OFF(MIN)}} - V_{SW(BOT)} + V_{SW(TOP)}$$

where  $V_{IN(MIN)}$  is the minimum input voltage without skipped cycles,  $V_{OUT}$  is the output voltage,  $V_{SW(TOP)}$  and  $V_{SW(BOT)}$  are the internal switch drops (~0.13V, ~0.06V, respectively at max load),  $f_{SW}$  is the switching frequency (set by  $R_T$ ), and  $t_{OFF(MIN)}$  is the minimum switch off-time. Note that higher switching frequency will increase the minimum input voltage below which cycles will be dropped to achieve higher duty cycle.

### **Inductor Selection and Maximum Output Current**

The LT8606 is designed to minimize solution size by allowing the inductor to be chosen based on the output load requirements of the application. During overload or short circuit conditions the LT8606 safely tolerates operation with a saturated inductor through the use of a high speed peak-current mode architecture.

A good first choice for the inductor value is:

$$L = \frac{V_{OUT} + V_{SW(BOT)}}{f_{SW}} \bullet 4$$

where  $f_{SW}$  is the switching frequency in MHz,  $V_{OUT}$  is the output voltage,  $V_{SW(BOT)}$  is the bottom switch drop (~0.06V) and L is the inductor value in  $\mu$ H.

To avoid overheating and poor efficiency, an inductor must be chosen with an RMS current rating that is greater than the maximum expected output load of the application. In addition, the saturation current (typically labeled  $I_{SAT}$ ) rating of the inductor must be higher than the load current plus 1/2 of in inductor ripple current:

$$I_{L(PEAK)} = I_{LOAD(MAX)} + \frac{1}{2}\Delta_{L}$$

where  $\Delta I_L$  is the inductor ripple current as calculated several paragraphs below and  $I_{LOAD(MAX)}$  is the maximum output load for a given application.

As a quick example, an application requiring 0.25A output should use an inductor with an RMS rating of greater than 0.5A and an  $I_{SAT}$  of greater than 0.7A. To keep the efficiency high, the series resistance (DCR) should be less than 0.04 $\Omega$ , and the core material should be intended for high frequency applications.

The LT8606 limits the peak switch current in order to protect the switches and the system from overload faults. The top switch current limit ( $I_{LIM}$ ) is at least 0.65A at low duty cycles and decreases linearly to at least 0.5A at D = 0.8. The inductor value must then be sufficient to supply the desired maximum output current ( $I_{OUT(MAX)}$ ), which is a function of the switch current limit ( $I_{LIM}$ ) and the ripple current:

$$I_{OUT(MAX)} = I_{LIM} - \frac{\Delta I_L}{2}$$

The peak-to-peak ripple current in the inductor can be calculated as follows:

$$\Delta I_{L} = \frac{V_{OUT}}{L \cdot f_{SW}} \left( 1 - \frac{V_{OUT}}{V_{IN(MAX)}} \right)$$

where  $f_{SW}$  is the switching frequency of the LT8606, and L is the value of the inductor. Therefore, the maximum output current that the LT8606 will deliver depends on the switch current limit, the inductor value, and the input and output voltages. The inductor value may have to be increased if the inductor ripple current does not allow sufficient maximum output current ( $I_{OUT(MAX)}$ ) given the switching frequency, and maximum input voltage used in the desired application.

The optimum inductor for a given application may differ from the one indicated by this design guide. A larger value inductor provides a higher maximum load current and reduces the output voltage ripple. For applications requiring smaller load currents, the value of the inductor may be lower and the LT8606 may operate with higher ripple current. This allows use of a physically smaller inductor, or one with a lower DCR resulting in higher efficiency. Be aware that low inductance may result in discontinuous mode operation, which further reduces maximum load current.

For more information about maximum output current and discontinuous operation, see Analog Devices Application Note 44.

Finally, for duty cycles greater than 50% ( $V_{OUT}/V_{IN} > 0.5$ ), a minimum inductance is required to avoid sub-harmonic oscillation. See Analog Devices Application Note 19.

#### **Input Capacitor**

Bypass the input of the LT8606 circuit with a ceramic capacitor of X7R or X5R type. Y5V types have poor performance over temperature and applied voltage, and should not be used. A  $4.7\mu F$  to  $10\mu F$  ceramic capacitor is adequate to bypass the LT8606 and will easily handle the ripple current. Note that larger input capacitance is required when a lower switching frequency is used. If the input power source has high impedance, or there is significant

inductance due to long wires or cables, additional bulk capacitance may be necessary. This can be provided with a low performance electrolytic capacitor.

Step-down regulators draw current from the input supply in pulses with very fast rise and fall times. The input capacitor is required to reduce the resulting voltage ripple at the LT8606 and to force this very high frequency switching current into a tight local loop, minimizing EMI. A 4.7µF capacitor is capable of this task, but only if it is placed close to the LT8606 (see the PCB Layout section). A second precaution regarding the ceramic input capacitor concerns the maximum input voltage rating of the LT8606. A ceramic input capacitor combined with trace or cable inductance forms a high quality (under damped) tank circuit. If the LT8606 circuit is plugged into a live supply, the input voltage can ring to twice its nominal value, possibly exceeding the LT8606's voltage rating. This situation is easily avoided (see Analog Devices Application Note 88).

## **Output Capacitor and Output Ripple**

The output capacitor has two essential functions. Along with the inductor, it filters the square wave generated by the LT8606 to produce the DC output. In this role it determines the output ripple, thus low impedance at the switching frequency is important. The second function is to store energy in order to satisfy transient loads and stabilize the LT8606's control loop. Ceramic capacitors have very low equivalent series resistance (ESR) and provide the best ripple performance. A good starting value is:

$$C_{OUT} = \frac{100}{V_{OUT} \bullet f_{SW}}$$

where  $f_{SW}$  is in MHz, and  $C_{OUT}$  is the recommended output capacitance in  $\mu E$  Use X5R or X7R types. This choice will provide low output ripple and good transient response. Transient performance can be improved with a higher value output capacitor and the addition of a feedforward capacitor placed between  $V_{OUT}$  and FB. Increasing the output capacitance will also decrease the output voltage ripple. A lower value of output capacitor

can be used to save space and cost but transient performance will suffer and may cause loop instability. See the Typical Applications in this data sheet for suggested capacitor values.

When choosing a capacitor, special attention should be given to the data sheet to calculate the effective capacitance under the relevant operating conditions of voltage bias and temperature. A physically larger capacitor or one with a higher voltage rating may be required.

#### **Ceramic Capacitors**

Ceramic capacitors are small, robust and have very low ESR. However, ceramic capacitors can cause problems when used with the LT8606 due to their piezoelectric nature. When in Burst Mode operation, the LT8606's switching frequency depends on the load current, and at very light loads the LT8606 can excite the ceramic capacitor at audio frequencies, generating audible noise. Since the LT8606 operates at a lower current limit during Burst Mode operation, the noise is typically very quiet to a casual ear. If this is unacceptable, use a high performance tantalum or electrolytic capacitor at the output.

A final precaution regarding ceramic capacitors concerns the maximum input voltage rating of the LT8606. As previously mentioned, a ceramic input capacitor combined with trace or cable inductance forms a high quality (under damped) tank circuit. If the LT8606 circuit is plugged into a live supply, the input voltage can ring to twice its nominal value, possibly exceeding the LT8606's rating. This situation is easily avoided (see Analog Devices Application Note 88).

#### **Enable Pin**

The LT8606 is in shutdown when the EN pin is low and active when the pin is high. The rising threshold of the EN comparator is 1.05V, with 50mV of hysteresis. The EN pin can be tied to  $V_{\text{IN}}$  if the shutdown feature is not used, or tied to a logic level if shutdown control is required.

Adding a resistor divider from  $V_{IN}$  to EN programs the LT8606 to regulate the output only when  $V_{IN}$  is above a desired voltage (see Block Diagram). Typically, this threshold,  $V_{IN(EN)}$ , is used in situations where the input

supply is current limited, or has a relatively high source resistance. A switching regulator draws constant power from the source, so source current increases as source voltage drops. This looks like a negative resistance load to the source and can cause the source to current limit or latch low under low source voltage conditions. The  $V_{\rm IN(EN)}$  threshold prevents the regulator from operating at source voltages where the problems might occur. This threshold can be adjusted by setting the values R3 and R4 such that they satisfy the following equation:

$$V_{IN(EN)} = \left(\frac{R3}{R4} + 1\right) \bullet 1V$$

where the LT8606 will remain off until  $V_{IN}$  is above  $V_{IN(EN)}$ . Due to the comparator's hysteresis, switching will not stop until the input falls slightly below  $V_{IN(EN)}$ .

When in Burst Mode operation for light-load currents, the current through the  $V_{IN(EN)}$  resistor network can easily be greater than the supply current consumed by the LT8606. Therefore, the  $V_{IN(EN)}$  resistors should be large to minimize their effect on efficiency at low loads.

## INTV<sub>CC</sub> Regulator

An internal low dropout (LDO) regulator produces the 3.5V supply from  $V_{IN}$  that powers the drivers and the internal bias circuitry. The  $INTV_{CC}$  can supply enough current for the LT8606's circuitry and must be bypassed to ground with a minimum of  $1\mu F$  ceramic capacitor. Good bypassing is necessary to supply the high transient currents required by the power MOSFET gate drivers. Applications with high input voltage and high switching frequency will increase die temperature because of the higher power dissipation across the LDO. Do not connect an external load to the  $INTV_{CC}$  pin.

## Output Voltage Tracking and Soft-Start (MSOP ONLY)

The LT8606 allows the user to program its output voltage ramp rate by means of the TR/SS pin. An internal  $2\mu A$  pulls up the TR/SS pin to INTV<sub>CC</sub>. Putting an external capacitor on TR/SS enables soft-starting the output to prevent current surge on the input supply. During the soft-start ramp the output voltage will proportionally track the

TR/SS pin voltage. For output tracking applications, TR/SS can be externally driven by another voltage source. From 0V to 0.778V, the TR/SS voltage will override the internal 0.778V reference input to the error amplifier, thus regulating the FB pin voltage to that of TR/SS pin. When TR/SS is above 0.778V, tracking is disabled and the feedback voltage will regulate to the internal reference voltage.

An active pull-down circuit is connected to the TR/SS pin which will discharge the external soft-start capacitor in the case of fault conditions and restart the ramp when the faults are cleared. Fault conditions that clear the soft-start capacitor are the EN/UV pin transitioning low,  $V_{IN}$  voltage falling too low, or thermal shutdown. The LT8606 and LT8606B DFN does not have TR/SS pin or functionality.

#### **Output Power Good**

When the LT8606's output voltage is within the  $\pm 8.5\%$  window of the regulation point, which is a  $V_{FB}$  voltage in the range of 0.716V to 0.849V (typical), the output voltage is considered good and the open-drain PG pin goes high impedance and is typically pulled high with an external resistor. Otherwise, the internal drain pull-down device will pull the PG pin low. To prevent glitching both the upper and lower thresholds include 0.5% of hysteresis.

The PG pin is also actively pulled low during several fault conditions: EN/UV pin is below 1V, INTV $_{\rm CC}$  has fallen too low, V $_{\rm IN}$  is too low, or thermal shutdown.

## Synchronization (MSOP ONLY)

To select low ripple Burst Mode operation, tie the SYNC pin below 0.4V (this can be ground or a logic low output). To synchronize the LT8606 oscillator to an external frequency connect a square wave (with 20% to 80% duty cycle) to the SYNC pin. The square wave amplitude should have valleys that are below 0.9V and peaks above 2.7V (up to 5V).

The LT8606 will not enter Burst Mode operation at low output loads while synchronized to an external clock, but instead will pulse skip to maintain regulation. The LT8606 may be synchronized over a 200kHz to 2.2MHz range. The  $R_T$  resistor should be chosen to set the LT8606 switching frequency equal to or below the lowest synchronization

input. For example, if the synchronization signal will be 500 kHz and higher, the  $R_T$  should be selected for 500 kHz. The slope compensation is set by the  $R_T$  value, while the minimum slope compensation required to avoid subharmonic oscillations is established by the inductor size, input voltage, and output voltage. Since the synchronization frequency will not change the slopes of the inductor current waveform, if the inductor is large enough to avoid subharmonic oscillations at the frequency set by  $R_T$ , then the slope compensation will be sufficient for all synchronization frequencies.

For some applications it is desirable for the LT8606 to operate in pulse-skipping mode, offering two major differences from Burst Mode operation. First is the clock stays awake at all times and all switching cycles are aligned to the clock. Second is that full switching frequency is reached at lower output load than in Burst Mode operation as shown in Figure 2. Full Switching Frequency Minimum Load vs VIN in Pulse Skipping Mode (MSOP ONLY) in an earlier section. These two differences come at the expense of increased quiescent current. To enable pulse-skipping mode the SYNC pin is floated.

For some applications, reduced EMI operation may be desirable, which can be achieved through spread spectrum modulation. This mode operates similar to pulse skipping mode operation, with the key difference that the switching frequency is modulated up and down by a 3kHz triangle wave. The modulation has the frequency set by  $R_T$  as the low frequency, and modulates up to approximately 20% higher than the frequency set by  $R_T$ . To enable spread spectrum mode, tie SYNC to INTV $_{CC}$  or drive to a voltage between 3.2V and 5V.

The LT8606 does not operate in forced continuous mode regardless of SYNC signal. The LT8606 DFN is always programmed for Burst Mode operation and cannot enter pulse-skipping mode. The LT8606B DFN is programmed for pulse-skipping mode and cannot enter Burst Mode operation.

#### **Shorted and Reversed Input Protection**

The LT8606 will tolerate a shorted output. Several features are used for protection during output short-circuit and brownout conditions. The first is the switching frequency

will be folded back while the output is lower than the set point to maintain inductor current control. Second, the bottom switch current is monitored such that if inductor current is beyond safe levels switching of the top switch will be delayed until such time as the inductor current falls to safe levels. This allows for tailoring the LT8606 to individual applications and limiting thermal dissipation during short circuit conditions.

Frequency foldback behavior depends on the state of the SYNC pin: If the SYNC pin is low, the switching frequency will slow while the output voltage is lower than the programmed level. If the SYNC pin is connected to a clock source, tied high or floated, the LT8606 will stay at the programmed frequency without foldback and only slow switching if the inductor current exceeds safe levels.

There is another situation to consider in systems where the output will be held high when the input to the LT8606 is absent. This may occur in battery charging applications or in battery backup systems where a battery or some other supply is diode ORed with the LT8606's output. If the  $V_{IN}$  pin is allowed to float and the EN pin is held high (either by a logic signal or because it is tied to  $V_{IN}$ ), then the LT8606's internal circuitry will pull its quiescent current through its SW pin. This is acceptable if the system can tolerate several µA in this state. If the EN pin is grounded the SW pin current will drop to near 0.7µA. However, if the V<sub>IN</sub> pin is grounded while the output is held high, regardless of EN, parasitic body diodes inside the LT8606 can pull current from the output through the SW pin and the V<sub>IN</sub> pin. Figure 4 shows a connection of the V<sub>IN</sub> and EN/UV pins that will allow the LT8606 to run only when the input voltage is present and that protects against a shorted or reversed input.




Figure 4. Reverse V<sub>IN</sub> Protection

Rev. [

### **PCB** Layout

For proper operation and minimum EMI, care must be taken during printed circuit board layout. Note that large, switched currents flow in the LT8606's  $V_{\text{IN}}$  pins, GND pins, and the input capacitor  $(C_{IN})$ . The loop formed by the input capacitor should be as small as possible by placing the capacitor adjacent to the V<sub>IN</sub> and GND pins. When using a physically large input capacitor the resulting loop may become too large in which case using a small case/value capacitor placed close to the V<sub>IN</sub> and GND pins plus a larger capacitor further away is preferred. These components, along with the inductor and output capacitor, should be placed on the same side of the circuit board, and their connections should be made on that layer. Place a local, unbroken ground plane under the application circuit on the layer closest to the surface laver. The SW and BOOST nodes should be as small as possible. Finally, keep the FB and RT nodes small so that the ground traces will shield them from the SW and BOOST nodes. The exposed pad on the bottom of the package must be soldered to ground so that the pad is connected to ground electrically and also acts as a heat sink thermally. To keep thermal resistance low, extend the ground plane as much as possible, and add thermal vias under and near the LT8606 to additional ground planes within the circuit board and on the bottom side.

#### **Thermal Considerations**

For higher ambient temperatures, care should be taken in the layout of the PCB to ensure good heat sinking of the LT8606. Figure 5 shows the recommended component placement with trace, ground plane and via locations. The exposed pad on the bottom of the package must be soldered to a ground plane. This ground should be tied to large copper layers below with thermal vias; these layers will spread heat dissipated by the LT8606. Placing additional vias can reduce thermal resistance further. The maximum load current should be derated as the ambient temperature approaches the maximum junction rating. Power dissipation within the LT8606 can be estimated by calculating the total power loss from an efficiency measurement and subtracting the inductor loss. The die temperature is calculated by multiplying the LT8606 power dissipation by the thermal resistance from junction to ambient. The LT8606 will stop switching and indicate a fault condition if safe junction temperature is exceeded.






Figure 5. PCB Layout

## TYPICAL APPLICATIONS


#### 5V 2MHz Step Down



#### 3.3V 2MHz Step Down




#### 12V 1MHz Step Down




## TYPICAL APPLICATIONS

#### 1.8V 2MHz Step Down




#### Ultralow EMI 5V 1.5A Step Down



## PACKAGE DESCRIPTION

#### **MSE Package** 10-Lead Plastic MSOP, Exposed Die Pad


(Reference LTC DWG # 05-08-1664 Rev I)



- 2. DRAWING NOT TO SCALE
- 3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
- 4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
- 5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX
- 6. EXPOSED PAD DIMENSION DOES INCLUDE MOLD FLASH. MOLD FLASH ON E-PAD SHALL NOT EXCEED 0.254mm (.010") PER SIDE.

## PACKAGE DESCRIPTION

#### DC8 Package 8-Lead Plastic DFN (2mm × 2mm) (Reference LTC DWG # 05-08-1939 Rev Ø) Exposed Pad Variation AA




- 1. DRAWING IS NOT A JEDEC PACKAGE OUTLINE
- 2. DRAWING NOT TO SCALE
- 3. ALL DIMENSIONS ARE IN MILLIMETERS
- 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
- 5. EXPOSED PAD SHALL BE SOLDER PLATED
- 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

## **REVISION HISTORY**

REV	DATE	DESCRIPTION	PAGE NUMBER
Α	06/17	Added DFN package option	1,2
		Clarified electrical parameters for DFN package option	2,3
		Clarified graphs for MSOP package option	6,7
		Clarified Pin Functions for DFN package option	9
		Clarified Operation section to include DFN option	11
		Clarified Applications last paragraph and Figure 2 to include DFN option	12
		Clarified Applications section to include DFN operation	16,17
		Added DFN Package Description	22
В	11/17	Added H-grade option	2, 3
		Clarified Oscillator Frequency R <sub>T</sub> conditions	3
		Clarified efficiency graphs	4
		Clarified Frequency Foldback graph	7
		Clarified Switching Waveform graph	8
		Clarified Block Diagram	10
		Added Figure 5	18
		Clarified Typical Applications for MSOP package option	20, 24
С	07/18	Added B version	All
		Added table to clarify versions	1
		Modified text in Description to add DFN functionality	1
		Added B version to Order Information	2
		Clarified Minimum On-Time Conditions	3
		Clarified Efficiency graphs	4
		Clarified No-Load Supply Current graphs	5
		Clarified Burst Frequency vs Output Current graph	6
		Clarified Frequency Foldback graph	7
		Clarified Pin Functions on SYNC and TR/SS	9
		Clarified Operation third paragraph	11
		Clarified last paragraph to include DFN B version	12
		Clarified Applications Information to include DFN B version	16, 17
		Clarified Figure 5 PCB Layout	18
D	11/20	AEC-Q100 Qualified for Automotive Applications	1
		Added J-Grade to Operating Junction	2
		Updated suffix for DC package	2
		#W Materials added on	2
		Changed Minimum On-Time conditions in the Electrical Characteristics table	3

## TYPICAL APPLICATION

#### 5V and 3.3V with Ratio Tracking



## **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS
LT8607	42V, 750mA, 92% Efficiency, 2.2MHz Synchronous MicroPower Step-Down DC/DC Converter with $I_Q=3\mu A$	$V_{\text{IN}}$ = 3V to 42V, $V_{\text{OUT}(\text{MIN})}$ = 0.778V, $I_{\text{Q}}$ = 3 $\mu$ A, $I_{\text{SD}}$ < 1 $\mu$ A, MSOP-10E Package
LT8608	42V, 1.5A, 92% Efficiency, 2.2MHz Synchronous MicroPower Step-Down DC/DC Converter with $I_Q$ = 2.5 $\mu$ A	$V_{\text{IN}}$ = 3V to 42V, $V_{\text{OUT}(\text{MIN})}$ = 0.778V, $I_{\text{Q}}$ = 2.5 $\mu$ A, $I_{\text{SD}}$ < 1 $\mu$ A, MSOP-10E Package
LT8609/LT8609A/ LT8609B	42V, 2A/3A Peak, 93% Efficiency, 2.2MHz Synchronous MicroPower Step-Down DC/DC Converter with $I_Q$ = 2.5 $\mu A$	$V_{\text{IN}}$ = 3V to 42V, $V_{\text{OUT}(\text{MIN})}$ = 0.782V, $I_{\text{Q}}$ = 2.5 $\mu$ A, $I_{\text{SD}}$ < 1 $\mu$ A, MSOP-10E Package
LT8609S	42V, 2A/3A Peak, 93% Efficiency, 2.2MHz Synchronous Silent Switcher 2   Step-Down DC/DC Converter with $I_Q$ = 2.5 $\mu$ A	$V_{IN}$ = 3V to 42V, $V_{OUT(MIN)}$ = 0.774V, $I_Q$ = 2.5 $\mu$ A, $I_{SD}$ < 1 $\mu$ A, 3mm × 3mm LQFN-16 Package
LT8610A/ LT8610AB/LT8610AC	42V, 3.5A, 96% Efficiency, 2.2MHz Synchronous MicroPower Step-Down DC/DC Converter with $I_Q$ = 2.5 $\mu$ A	$V_{\text{IN}}$ = 3.4V to 42V, $V_{\text{OUT}(\text{MIN})}$ = 0.97V, $I_{\text{Q}}$ = 2.5 $\mu$ A, $I_{\text{SD}}$ < 1 $\mu$ A, MSOP-16E Package
LT8616	42V, Dual 2.5A + 1.5A, 95% Efficiency, 2.2MHz Synchronous MicroPower Step-Down DC/DC Converter with I <sub>Q</sub> = 5μA	$V_{IN}$ = 3.4V to 42V, $V_{OUT(MIN)}$ = 0.8V, $I_Q$ = 5 $\mu$ A, $I_{SD}$ < 1 $\mu$ A, TSSOP-28E, 3mm × 6mm QFN-28 Packages
LT8620	65V, 2.5A, 96% Efficiency, 2.2MHz Synchronous MicroPower Step-Down DC/DC Converter with $I_Q$ = 2.5 $\mu$ A	$V_{\text{IN}}$ = 3.4V to 65V, $V_{\text{OUT(MIN)}}$ = 0.97V, $I_{\text{Q}}$ = 2.5 $\mu$ A, $I_{\text{SD}}$ < 1 $\mu$ A, MSOP-16E, 3mm × 5mm QFN-24 Packages
LT8614	42V, 4A, 96% Efficiency, 2.2MHz Synchronous MicroPower Step-Down DC/DC Converter with $I_Q$ = 2.5 $\mu$ A	$V_{IN}$ = 3.4V to 42V, $V_{OUT(MIN)}$ = 0.97V, $I_Q$ = 2.5 $\mu$ A, $I_{SD}$ < 1 $\mu$ A, 3mm × 4mm QFN-18 Package
LT8612	42V, 6A, 96% Efficiency, 2.2MHz Synchronous MicroPower Step-Down DC/DC Converter with $I_Q$ = 2.5 $\mu$ A	$V_{IN}$ = 3.4V to 42V, $V_{OUT(MIN)}$ = 0.97V, $I_Q$ = 3.0 $\mu$ A, $I_{SD}$ < 1 $\mu$ A, 3mm × 6mm QFN-28 Package
LT8640	42V, 5A, 96% Efficiency, 3MHz Synchronous MicroPower Step-Down DC/DC Converter with $I_Q$ = 2.5 $\mu$ A	$V_{IN}$ = 3.4V to 42V, $V_{OUT(MIN)}$ = 0.97V, $I_Q$ = 2.5 $\mu$ A, $I_{SD}$ < 1 $\mu$ A, 3mm × 4mm QFN-18 Package
LT8640S	42V, 6A, 96% Efficiency, 3MHz Synchronous Silent Switcher 2 Step-Down DC/DC Converter with I <sub>Q</sub> = 2.5µA	$V_{\text{IN}}$ = 3.4V to 42V, $V_{\text{OUT(MIN)}}$ = 0.97V, $I_{\text{Q}}$ = 2.5 $\mu$ A, $I_{\text{SD}}$ < 1 $\mu$ A, 4mm × 4mm LQFN-24 Package
LT8645S	65V, 8A, 96% Efficiency, 3MHz Synchronous Silent Switcher 2 Step-Down DC/DC Converter with I <sub>Q</sub> = 2.5µA	$V_{\text{IN}}$ = 3.4V to 65V, $V_{\text{OUT(MIN)}}$ = 0.97V, $I_{\text{Q}}$ = 2.5 $\mu$ A, $I_{\text{SD}}$ < 1 $\mu$ A, 4mm × 6mm LQFN-32 Package
LT8602	42V, Quad Output (2.5A+1.5A+1.5A+1.5A) 95% Efficiency, 2.2MHz Synchronous MicroPower Step-Down DC/DC Converter with $I_Q=25\mu A$	$V_{\text{IN}}$ = 3V to 42V, $V_{\text{OUT}(\text{MIN})}$ = 0.8V, $I_{\text{Q}}$ = 25 $\mu$ A, $I_{\text{SD}}$ < 1 $\mu$ A, 6mm × 6mm QFN-40 Package

**ANALOG**DEVICES