



LT1317/LT1317B

ABSOLUTE MAXIMUM RATINGS (Note 1)

V_{IN} , LBO Voltage	12V	Junction Temperature	125°C
SW Voltage	-0.4V to 30V	Operating Temperature Range	
FB Voltage	$V_{IN} + 0.3V$	Commercial	0°C to 70°C
V_C Voltage	2V	Industrial	-40°C to 85°C
LBI Voltage	$0V \leq V_{LBI} \leq 1V$	Storage Temperature Range	-65°C to 150°C
SHDN Voltage	6V	Lead Temperature (Soldering, 10 sec)	300°C

PACKAGE/ORDER INFORMATION

 MS8 PACKAGE 8-LEAD PLASTIC MSOP $T_{JMAX} = 125^{\circ}C$, $\theta_{JA} = 160^{\circ}C/W$	ORDER PART NUMBER	 S8 PACKAGE 8-LEAD PLASTIC SO $T_{JMAX} = 125^{\circ}C$, $\theta_{JA} = 120^{\circ}C/W$	ORDER PART NUMBER
	LT1317CMS8 LT1317BCMS8		LT1317CS8 LT1317BCS8 LT1317IS8 LT1317BIS8
	MS8 PART MARKING		S8 PART MARKING
	LTHA LTHB		1317 1317B 1317I 1317BI

Consult factory for Military grade parts.

ELECTRICAL CHARACTERISTICS

Commercial Grade $V_{IN} = 2V$, $V_{SHDN} = 2V$, $T_A = 25^{\circ}C$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
I_Q	Quiescent Current	Not Switching, $V_{SHDN} = 2V$ (LT1317)	●	100	160	μA
		$V_{SHDN} = 0V$ (LT1317/LT1317B)	●	25	40	μA
		$V_{SHDN} = 2V$, Switching (LT1317B)	●	4.8	6.5	mA
		$V_{SHDN} = 2V$, Switching (LT1317B)	●		7.5	mA
V_{FB}	Feedback Voltage		1.22	1.24	1.26	V
			1.20	1.24	1.26	V
I_B	FB Pin Bias Current (Note 2)		●	12	60	nA
	Input Voltage Range		●	1.5	12	V
g_m	Error Amp Transconductance	$\Delta I = 5\mu A$	●	70	140	$\mu mhos$
A_V	Error Amp Voltage Gain			700		V/V
	Maximum Duty Cycle		●	80	85	%
	Switch Current Limit (Note 3)	$V_{IN} = 2.5V$, Duty Cycle = 30%	●	710	800	mA
		$V_{IN} = 2.5V$, Duty Cycle = 30%	●	660	1350	mA
	Burst Mode Operation Switch Current Limit	Duty Cycle = 30% (LT1317)		275		mA
f_{osc}	Switching Frequency		●	520	620	kHz

ELECTRICAL CHARACTERISTICS

Commercial Grade $V_{IN} = 2V$, $V_{SHDN} = 2V$, $T_A = 25^\circ C$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
	Shutdown Pin Current	$V_{SHDN} = V_{IN}$ $V_{SHDN} = 0V$		0.015 -2.3	0.06 -6	μA μA
	LBI Threshold Voltage		190 180	200 200	210 220	mV mV
	LBO Output Low	$I_{SINK} = 10\mu A$		0.15	0.25	V
	LBO Leakage Current	$V_{LBI} = 250mV$, $V_{LBO} = 5V$		0.02	0.1	μA
	LBI Input Bias Current (Note 4)	$V_{LBI} = 150mV$		5	40	nA
	Low-Battery Detector Gain	1M Ω Load		2000		V/V
	Switch Leakage Current	$V_{SW} = 5V$		0.01	3	μA
	Switch V_{CE} Sat	$I_{SW} = 500mA$		300	350 400	mV mV
	Reference Line Regulation	$1.8V \leq V_{IN} \leq 12V$		0.08	0.15	%/V
	$\overline{SHDN}$ Input Voltage High		1.4		6	V
	$\overline{SHDN}$ Input Voltage Low				0.4	V

Industrial Grade $V_{IN} = 2V$, $V_{SHDN} = 2V$, $-40^\circ C \leq T_A \leq 85^\circ C$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
I_Q	Quiescent Current	Not Switching, $V_{SHDN} = 2V$ (LT1317) $V_{SHDN} = 0V$ (LT1317/LT1317B) $V_{SHDN} = 2V$, Switching (LT1317B)			160 40 7.5	μA μA mA
V_{FB}	Feedback Voltage		1.20		1.26	V
I_B	FB Pin Bias Current (Note 2)				80	nA
	Input Voltage Range		1.7		12	V
g_m	Error Amp Transconductance	$\Delta I = 5\mu A$	70	140	240	$\mu mhos$
	Maximum Duty Cycle		80			%
	Switch Current Limit (Note 3)	$V_{IN} = 2.5V$, Duty Cycle = 30%	550		1350	mA
f_{OSC}	Switching Frequency		500		750	kHz
	Shutdown Pin Current	$V_{SHDN} = V_{IN}$ $V_{SHDN} = 0V$			0.1 -7	μA μA
	LBI Threshold Voltage		180		220	mV
	LBO Output Low	$I_{SINK} = 10\mu A$			0.25	V
	LBO Leakage Current	$V_{LBI} = 250mV$, $V_{LBO} = 5V$			0.1	μA
	LBI Input Bias Current (Note 4)	$V_{LBI} = 150mV$			60	nA
	Switch Leakage Current	$V_{SW} = 5V$			3	μA
	Switch V_{CE} Sat	$I_{SW} = 500mA$			400	mV
	Reference Line Regulation	$1.8V \leq V_{IN} \leq 12V$			0.15	%/V
	$\overline{SHDN}$ Input Voltage High		1.4		6	V
	$\overline{SHDN}$ Input Voltage Low				0.4	V

The ● denotes specifications which apply over the full operating temperature range.

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.


Note 2: Bias current flows into FB pin.

Note 3: Switch current limit guaranteed by design and/or correlation to static tests. Duty cycle affects current limit due to ramp generator.

Note 4: Bias current flows out of LBI pin.


TYPICAL PERFORMANCE CHARACTERISTICS

Oscillator Frequency




1317 TPC01

Burst Mode Current Limit (LT1317)




1317 TPC02

Switch Current Limit, Duty Cycle = 30%




1317 TPC03

Switch Current Limit




1317 TPC04

LBI Input Bias Current




1317 TPC05

Switch Voltage Drop (V_{CESAT})




1317 TPC06

Feedback Voltage




1317 TPC07

LBI Reference Voltage












1317 TPC08

Quiescent Current, $\overline{SHDN} = 2V$




1317 TPC09

TYPICAL PERFORMANCE CHARACTERISTICS




TYPICAL PERFORMANCE CHARACTERISTICS


Load Regulation (LT1317)




Load Regulation (LT1317)




Load Regulation (LT1317)




Load Regulation (LT1317)



Load Regulation (LT1317)



Load Regulation (LT1317)



Note: For load regulation pictures, double lines are due to output capacitor ESR.

PIN FUNCTIONS

V_C (Pin 1): Compensation Pin for Error Amplifier. Connect a series RC network from this pin to ground. Typical values for compensation are a 33k/3.3nF combination. A 100pF capacitor from the V_C pin to ground is optional and improves noise immunity. Minimize trace area at V_C .

FB (Pin 2): Feedback Pin. Reference voltage is 1.24V. Connect resistor divider tap here. Minimize trace area at FB. Set V_{OUT} according to: $V_{OUT} = 1.24V(1 + R1/R2)$.

SHDN (Pin 3): Shutdown. Pull this pin low for shutdown mode (only the low-battery detector remains active). Leave this pin floating or tie to a voltage between 1.4V and 6V to enable the device. SHDN pin is logic level and need only meet the logic specification (1.4V for high, 0.4V for low).

GND (Pin 4): Ground. Connect directly to local ground plane.


SW (Pin 5): Switch Pin. Connect inductor/diode here. Minimize trace area at this pin to keep EMI down.

V_{IN} (Pin 6): Supply Pin. Must be bypassed close to the pin.

LBI (Pin 7): Low-Battery Detector Input. 200mV reference. Voltage on LBI must stay between ground and 700mV. Low-battery detector remains active in shutdown mode.

LBO (Pin 8): Low-Battery Detector Output. Open collector, can sink 10 μ A. A 1M Ω pull-up is recommended.

BLOCK DIAGRAM



APPLICATIONS INFORMATION

OPERATION

The LT1317 combines a current mode, fixed frequency PWM architecture with Burst Mode micropower operation to maintain high efficiency at light loads. Operation can best be understood by referring to the Block Diagram.

The error amplifier compares voltage at the FB pin with the internal 1.24V bandgap reference and generates an error signal V_C . When V_C decreases below the bias voltage on hysteretic comparator A1, A1's output goes low, turning off all circuitry except the 1.24V reference, error amplifier and low-battery detector. Total current consumption in this state is 100 μ A. As output loading causes the FB voltage to decrease, V_C increases causing A1's output to go high, in turn enabling the rest of the IC. Switch current is limited to approximately 250mA initially after A1's output goes high. If the load is light, the output voltage (and FB voltage) will increase until A1's output goes low, turning off the rest of the LT1317. Low frequency ripple voltage appears at the output. The ripple frequency is dependent on load current and output capacitance. This Burst Mode operation keeps the output regulated and reduces average current into the IC, resulting in high efficiency even at load currents of 300 μ A or less.

If the output load increases sufficiently, A1's output remains high, resulting in continuous operation. When the LT1317 is running continuously, peak switch current is controlled by V_C to regulate the output voltage. The switch is turned on at the beginning of each switch cycle. When the summation of a signal representing switch current and a ramp generator (introduced to avoid subharmonic oscillations at duty factors greater than 50%) exceeds the V_C signal, comparator A2 changes state, resetting the flip-flop and turning off the switch. Output voltage increases as switch current is increased. The output, attenuated by a resistor divider, appears at the FB pin, closing the overall loop. Frequency compensation is provided by an external series RC network and an optional capacitor connected between the V_C pin and ground.

Low-battery detector A4's open collector output (LBO) pulls low when the LBI pin voltage drops below 200mV. There is no hysteresis in A4, allowing it to be used as an amplifier in some applications. The low-battery detector remains active in shutdown. To enable the converter, SHDN must be left floating or tied to a voltage between 1.4V and 6V.

APPLICATIONS INFORMATION

The LT1317B differs from the LT1317 in that the bias point on A1 is set lower than on the LT1317 so that minimum switch current can drop below 50mA. Because A1's bias point is set lower, there is no Burst Mode operation at light loads and the device continues switching at constant frequency. This results in the absence of low frequency output voltage ripple at the expense of light load efficiency.

The difference between the two devices is clearly illustrated in Figure 2. The top two traces in Figure 2 show an LT1317/LT1317B circuit, using the components indicated in Figure 1, set to a 3.3V output. Input voltage is 2V. Load current is stepped from 2mA to 200mA for both circuits. Low frequency Burst Mode operation voltage ripple is observed on Trace A, while none is observed on Trace B.




Figure 2. LT1317 Exhibits Ripple at 2mA Load During Burst Mode Operation, the LT1317B Does Not

LAYOUT HINTS

The LT1317 switches current at high speed, mandating careful attention to layout for proper performance. *You will not get advertised performance with careless layouts.* Figure 3 shows recommended component placement. Follow this closely in your PC layout. Note the direct path of the switching loops. Input capacitor C_{IN} *must* be placed close ($< 5\text{mm}$) to the IC package. As little as 10mm of wire or PC trace from C_{IN} to V_{IN} will cause problems such as inability to regulate or oscillation.




Figure 3. Recommended Component Placement. Traces Carrying High Current Are Direct. Trace Area at FB Pin and V_C Pin is Kept Low. Lead Length to Battery Should be Kept Short.

COMPONENT SELECTION

Inductors

Inductors appropriate for use with the LT1317 must possess three attributes. First, they must have low core loss at 600kHz. Most ferrite core units have acceptable losses at this switching frequency. Inexpensive iron powder cores should be viewed suspiciously, as core losses can cause significant efficiency penalties at 600kHz. Second, the inductor must be able to handle peak switch current of the LT1317 without saturating. This places a lower limit on the physical size of the unit. Molded chokes or chip inductors usually do not have enough core to support the LT1317 maximum peak switch current and are unsuitable for the application. Lastly, the inductor should have low DCR (copper wire resistance) to prevent efficiency-killing I^2R losses. Linear Technology has identified several inductors suitable for use with the LT1317. This is not an exclusive list. There are many magnetics vendors whose components are suitable for use. A few vendor's components are listed in Table 1.

APPLICATIONS INFORMATION

Table 1. Inductors Suitable for Use with the LT1317

PART	VALUE	MAX DCR	MFR	HEIGHT (mm)	COMMENT
LQH3C100	10 μ H	0.57	Murata-Erie	2.0	Smallest Size, Limited Current Handling
DO1608-103	10 μ H	0.16	Coilcraft	3.0	
CD43-100	10 μ H	0.18	Sumida	3.2	
CD54-100	10 μ H	0.10	Sumida	4.5	Best Efficiency
CTX32CT-100	10 μ H	0.50	Coiltronics	2.2	1210 Footprint

Capacitor Selection

Low ESR (Equivalent Series Resistance) capacitors should be used at the output of the LT1317. For most applications a solid tantalum in a C or D case size works well. Acceptable capacitance values range from 10 μ F to 330 μ F with ESR falling between 0.1 Ω and 0.5 Ω . If component size is an issue, tantalum capacitors in smaller case sizes can be used but they have high ESR and output voltage ripple may reach unacceptable levels.

Ceramic capacitors are an alternative because of their combination of small size and low ESR. A 10 μ F ceramic capacitor will work for some applications but the extremely low ESR of these capacitors may cause loop stability problems. Compensation components will need

to be adjusted to ensure a stable system for the entire input voltage range. Figure 4 shows a 2V to 3.3V converter with new values for R_C and C_C . Figure 5 details transient response for this circuit. Also, ceramic caps are prone to temperature effects and the designer must check loop stability over the operating temperature range (see section on Frequency Compensation).

Input bypass capacitor ESR is less critical and smaller units may be used. If the input voltage source is physically near the V_{IN} pin (<5mm), a 10 μ F ceramic or a 10 μ F A case tantalum is adequate.

Diodes

Most of the application circuits on this data sheet specify the Motorola MBR0520L surface mount Schottky diode. In lower current applications, a 1N4148 can be used, although efficiency will suffer due to the higher forward drop. This effect is particularly noticeable at low output voltages. For higher voltage output applications, such as LCD bias generators, the extra drop is a small percentage of the output voltage so the efficiency penalty is small. The low cost of the 1N4148 makes it attractive wherever it can be used. In through hole applications the 1N5818 is the all around best choice.




Figure 4. 2V to 3.3V Converter with a 10 μ F Ceramic Output Capacitor. R_C and C_C Have Been Adjusted to Give Optimum Transient Response.




Figure 5. Transient Response for the Circuit of Figure 4.

APPLICATIONS INFORMATION

FREQUENCY COMPENSATION

The LT1317 has an external compensation pin (V_C) which allows the frequency response to be optimized for the circuit configuration. In most cases, the values used in Figure 1 will work. Some circuits may need additional compensation and a simple trial and error method for determining the necessary component values is given.

Figure 6 shows the test setup. A load step is applied and the resulting output voltage waveform is observed. Figures 7 through 10 detail the response for various values of R and C in the compensation network. The circuit of Figure 7 starts with a large C and small R giving a highly overdamped system. This system will always be stable but the output voltage displays a long settling time of >5ms. Figure 8's circuit has reduced C giving a shorter settling time but still overdamped. Figure 9 shows the results when C is reduced to the point where the system becomes underdamped. The output voltage responds quickly ($\approx 200\mu\text{s}$ to $300\mu\text{s}$) but some ringing exists. Figure 10 has




Figure 6. Frequency Response Test Setup

optimum R and C values giving the best possible settling time with adequate phase margin.

An additional 100pF capacitor (C_{C2}) is connected to the V_C pin and is necessary if the LT1317 is operated near current limit. Also, C_{C2} should be present when higher ESR output capacitors are used.




Figure 7. With $C = 56\text{nF}$ and $R = 33\text{k}$, the System is Highly Overdamped.




Figure 8. Reducing C to 22nF Speeds Up the Response. ($R = 33\text{k}$)




Figure 9. Using 680pF for C Results in an Underdamped System with Ringing. ($R = 33\text{k}$)




Figure 10. 3.3nF and 33k Gives the Shortest Settling Time with No Ringing.

APPLICATIONS INFORMATION

LOW-BATTERY DETECTOR

The LT1317's low-battery detector is a simple PNP input gain stage with an open collector NPN output. The negative input of the gain stage is tied internally to a 200mV $\pm 5\%$ reference. The positive input is the LBI pin. Arrangement as a low-battery detector is straightforward.




Figure 11. Setting Low-Battery Detector Trip Point

Figure 11 details hookup. R1 and R2 need only be low enough in value so that the bias current of the LBI pin doesn't cause large errors. For R2, 100k is adequate. The 200mV reference can also be accessed as shown in Figure 12. The low-battery detector remains active in shutdown.






Figure 12. Accessing 200mV Reference

TYPICAL APPLICATIONS

Single Li-Ion Cell to 3.3V SEPIC Converter




3.3V SEPIC Efficiency




TYPICAL APPLICATIONS


5V to 12V Boost Converter




5V to 12V Boost Converter Efficiency




Single Li-Ion to 5V DC/DC Converter



Single Li-Ion to 5V DC/DC Converter Efficiency




Low Profile 3.3 to 5V Converter




TYPICAL APPLICATIONS


2-Cell to 5V DC/DC Converter with Undervoltage Lockout



Universal Wall Cube to 4.1V




2 Li-Ion to 8.2V DC/DC Converter




TYPICAL APPLICATIONS

Single Li-Ion Cell to 4V/70mA, -4V/10mA




Low Noise 33V Varactor Bias Supply



PACKAGE DESCRIPTION Dimensions in inches (millimeters) unless otherwise noted.


MS8 Package 8-Lead Plastic MSOP (LTC DWG # 05-08-1660)



* DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE

** DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE

S8 Package 8-Lead Plastic Small Outline (Narrow 0.150) (LTC DWG # 05-08-1610)




* DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE

** DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE

SOP 0996

TYPICAL APPLICATION

Digital Camera Power Supply



1317 TA10

C1, C4: AVX TPSC226M016
C2: AVX TPSC106M006
C3: CERAMIC (i.e. AVX, MANY OTHERS)
C5: SANYO 35CV10GX

D1, D2: MBR0520LT1 (MOTOROLA) OR EQUIVALENT
D3: MMBD914LT1 (MOTOROLA) OR EQUIVALENT
T1: COILTRONICS CTX02-14272-X1

RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LTC®1163	Triple High Side Driver for 2-Cell Inputs	1.8V Minimum Input, Drives N-Channel MOSFETs
LTC1174	Micropower Step-Down DC/DC Converter	94% Efficiency, 130µA I _Q , 9V to 5V at 300mA
LT1302	High Output Current Micropower DC/DC Converter	5V/600mA from 2V, 2A Internal Switch, 200µA I _Q
LT1304	2-Cell Micropower DC/DC Converter	Low-Battery Detector Active in Shutdown
LT1307	Single Cell Micropower 600kHz PWM DC/DC Converter	3.3V at 75mA from 1 Cell, MSOP Package
LTC1440/1/2	Ultralow Power Single/Dual Comparators with Reference	2.8µA I _Q , Adjustable Hysteresis
LTC1516	2-Cell to 5V Regulated Charge Pump	12µA I _Q , No Inductors, 5V at 50mA from 3V Input
LT1521	Micropower Low Dropout Linear Regulator	500mV Dropout, 300mA Current, 12µA I _Q