PIN CONFIGURATIONS
40-Pin TSOP (Type II)

VDD	1	40	GND
I/O0	2	39	I/O15
I/O1	3	38	I/O14
I/O2	4	37	I/O13
I/O3	5	36	I/O12
VDD	6	35	GND
I/O4	7	34	I/O11
I/O5	8	33	I/O10
I/O6	9	32	I/O9
I/O7	10	31	I/O8
NC	11	30	NC
NC	12	29	$\overline{LCAS}$
$\overline{WE}$	13	28	$\overline{UCAS}$
$\overline{RAS}$	14	27	$\overline{OE}$
NC	15	26	A8
A0	16	25	A7
A1	17	24	A6
A2	18	23	A5
A3	19	22	A4
VDD	20	21	GND

PIN DESCRIPTIONS

A0-A8	Address Inputs
I/O0-15	Data Inputs/Outputs
$\overline{WE}$	Write Enable
$\overline{OE}$	Output Enable
$\overline{RAS}$	Row Address Strobe
$\overline{UCAS}$	Upper Column Address Strobe
$\overline{LCAS}$	Lower Column Address Strobe
V_{DD}	Power
GND	Ground
NC	No Connection

FUNCTIONAL BLOCK DIAGRAM

$\overline{OE}$

$\overline{WE}$

$\overline{LCAS}$ →

$\overline{UCAS}$ →

$\overline{CAS}$ CLOCK GENERATOR

$\overline{CAS}$

$\overline{WE}$ CONTROL LOGICS

$\overline{WE}$

$\overline{OE}$ CONTROL LOGIC

$\overline{OE}$

$\overline{RAS}$ →

$\overline{RAS}$ CLOCK GENERATOR

$\overline{RAS}$

REFRESH COUNTER

DATA I/O BUS

COLUMN DECODERS

SENSE AMPLIFIERS

ADDRESS BUFFERS

A0-A8

ROW DECODER

MEMORY ARRAY
262,144 x 16

DATA I/O BUFFERS

I/O0-I/O15

3

TRUTH TABLE[5]

Function		$\overline{RAS}$	$\overline{LCAS}$	$\overline{UCAS}$	$\overline{WE}$	$\overline{OE}$	Address t_R/t_C	I/O
Standby		H	X	X	X	X	X	High-Z
Read: Word		L	L	L	H	L	ROW/COL	D_{OUT}
Read: Lower Byte		L	L	H	H	L	ROW/COL	Lower Byte, D_{OUT} Upper Byte, High-Z
Read: Upper Byte		L	H	L	H	L	ROW/COL	Lower Byte, High-Z Upper Byte, D_{OUT}
Write: Word (Early Write)		L	L	L	L	X	ROW/COL	D_{IN}
Write: Lower Byte (Early Write)		L	L	H	L	X	ROW/COL	Lower Byte, D_{IN} Upper Byte, High-Z
Write: Upper Byte (Early Write)		L	H	L	L	X	ROW/COL	Lower Byte, High-Z Upper Byte, D_{IN}
Read-Write[1,2]		L	L	L	H→L	L→H	ROW/COL	D_{OUT}, D_{IN}
EDO Page-Mode Read[2]	1st Cycle:	L	H→L	H→L	H	L	ROW/COL	D_{OUT}
	2nd Cycle:	L	H→L	H→L	H	L	NA/COL	D_{OUT}
	Any Cycle:	L	L→H	L→H	H	L	NA/NA	D_{OUT}
EDO Page-Mode Write[1]	1st Cycle:	L	H→L	H→L	L	X	ROW/COL	D_{IN}
	2nd Cycle:	L	H→L	H→L	L	X	NA/COL	D_{IN}
EDO Page-Mode Read-Write[1,2]	1st Cycle:	L	H→L	H→L	H→L	L→H	ROW/COL	D_{OUT}, D_{IN}
	2nd Cycle:	L	H→L	H→L	H→L	L→H	NA/COL	D_{OUT}, D_{IN}
Hidden Refresh	Read[2]	L→H→L	L	L	H	L	ROW/COL	D_{OUT}
	Write[1,3]	L→H→L	L	L	L	X	ROW/COL	D_{OUT}
$\overline{RAS}$-Only Refresh		L	H	H	X	X	ROW/NA	High-Z
CBR Refresh[4]		H→L	L	L	H	X	X	High-Z

Notes:
1. These WRITE cycles may also be BYTE WRITE cycles (either $\overline{LCAS}$ or $\overline{UCAS}$ active).
2. These READ cycles may also be BYTE READ cycles (either $\overline{LCAS}$ or $\overline{UCAS}$ active).
3. Early write only.
4. At least one of the two $\overline{CAS}$ signals must be active ($\overline{LCAS}$ or $\overline{UCAS}$).
5. Commands valid only after proper intialization.

Integrated Silicon Solution, Inc.
Rev. A
1/31/2013

Functional Description

The IS41C/LV16256C is a CMOS DRAM optimized for high-speed bandwidth, low power applications. During READ or WRITE cycles, each bit is uniquely addressed through the 18 address bits. These are entered nine bits (A0-A8) at a time. The row address is latched by the Row Address Strobe ($\overline{RAS}$). The column address is latched by the Column Address Strobe ($\overline{CAS}$). $\overline{RAS}$ is used to latch the first nine bits and $\overline{CAS}$ is used the latter nine bits.

The IS41C/LV16256C has two $\overline{CAS}$ controls, $\overline{LCAS}$ and $\overline{UCAS}$. The $\overline{LCAS}$ and $\overline{UCAS}$ inputs internally generates a $\overline{CAS}$ signal functioning in an identical manner to the single $\overline{CAS}$ input on the other 256K x 16 DRAMs. The key difference is that each $\overline{CAS}$ controls its corresponding I/O tristate logic (in conjunction with $\overline{OE}$ and $\overline{WE}$ and $\overline{RAS}$). $\overline{LCAS}$ controls I/O0 through I/O7 and $\overline{UCAS}$ controls I/O8 through I/O15.

The IS41C/LV16256C $\overline{CAS}$ function is determined by the first $\overline{CAS}$ ($\overline{LCAS}$ or $\overline{UCAS}$) transitioning LOW and the last transitioning back HIGH. The two $\overline{CAS}$ controls give the IS41C/LV16256C both BYTE READ and BYTE WRITE cycle capabilities.

Memory Cycle

A memory cycle is initiated by bring $\overline{RAS}$ LOW and it is terminated by returning both $\overline{RAS}$ and $\overline{CAS}$ HIGH. To ensures proper device operation and data integrity any memory cycle, once initiated, must not be ended or aborted before the minimum t_{RAS} time has expired. A new cycle must not be initiated until the minimum precharge time t_{RP}, t_{CP} has elapsed.

Read Cycle

A read cycle is initiated by the falling edge of $\overline{CAS}$ or $\overline{OE}$, whichever occurs last, while holding $\overline{WE}$ HIGH. The column address must be held for a minimum time specified by t_{AR}. Data Out becomes valid only when t_{RAC}, t_{AA}, t_{CAC} and t_{OEA} are all satisfied. As a result, the access time is dependent on the timing relationships between these parameters.

Write Cycle

A write cycle is initiated by the falling edge of $\overline{CAS}$ and $\overline{WE}$, whichever occurs last. The input data must be valid at or before the falling edge of $\overline{CAS}$ or $\overline{WE}$, whichever occurs last.

Refresh Cycle

To retain data, 512 refresh cycles are required in each 8 ms period. There are two ways to refresh the memory.

1. By clocking each of the 512 row addresses (A0 through A8) with $\overline{RAS}$ at least once every 8 ms. Any read, write, read-modify-write or $\overline{RAS}$-only cycle refreshes the addressed row.

2. Using a $\overline{CAS}$-before-$\overline{RAS}$ refresh cycle. $\overline{CAS}$-before-$\overline{RAS}$ refresh is activated by the falling edge of $\overline{RAS}$, while holding $\overline{CAS}$ LOW. In $\overline{CAS}$-before-$\overline{RAS}$ refresh cycle, an internal 9-bit counter provides the row addresses and the external address inputs are ignored. $\overline{CAS}$-before-$\overline{RAS}$ is a refresh-only mode and no data access or device selection is allowed. Thus, the output remains in the High-Z state during the cycle.

Extended Data Out Page Mode

EDO page mode operation permits all 512 columns within a selected row to be randomly accessed at a high data rate.

In EDO page mode read cycle, the data-out is held to the next $\overline{CAS}$ cycle's falling edge, instead of the rising edge. For this reason, the valid data output time in EDO page mode is extended compared with the fast page mode. In the fast page mode, the valid data output time becomes shorter as the $\overline{CAS}$ cycle time becomes shorter. Therefore, in EDO page mode, the timing margin in read cycle is larger than that of the fast page mode even if the $\overline{CAS}$ cycle time becomes shorter.

In EDO page mode, due to the extended data function, the $\overline{CAS}$ cycle time can be shorter than in the fast page mode if the timing margin is the same.

The EDO page mode allows both read and write operations during one $\overline{RAS}$ cycle, but the performance is equivalent to that of the fast page mode in that case.

Power-On

During Power-on, $\overline{RAS}$, $\overline{CAS}$, $\overline{UCAS}$, $\overline{LCAS}$, and $\overline{WE}$ must all track with V$_{DD}$ (HIGH) to avoid current surges, and allow initialization to continue. An inital pause of 200 μs is required followed by a minimum of eight initialization cycles (any combination of cycles containing a $\overline{RAS}$ signal).

ABSOLUTE MAXIMUM RATINGS[1]

Symbol	Parameters		Rating	Unit
V_T	Voltage on Any Pin Relative to GND	5V	-1.0 to +7.0	V
		3.3V	-0.5 to +4.6	V
V_{DD}	Supply Voltage	5V	-1.0 to +7.0	V
		3.3V	-0.5 to +4.6	V
I_{OUT}	Output Current		50	mA
P_D	Power Dissipation		1	W
T_A	Operation Temperature		-40 to +85	°C
T_{STG}	Storage Temperature		−55 to +125	°C

Note:
1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS (Voltages are referenced to GND.)

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
V_{DD}	Supply Voltage		**5V**	4.5	5.0	5.5	V
			3.3V	3.0	3.3	3.6	V
V_{IH}	Input High Voltage		**5V**	2.4	—	V_{DD} + 1.0	V
			3.3V	2.0	—	V_{DD} + 0.3	V
V_{IL}	Input Low Voltage		**5V**	−1.0	—	0.8	V
			3.3V	−0.3	—	0.8	V
I_{IL}	Input Leakage Current	Any input $0V \leq V_{IN} \leq V_{DD}$ Other inputs not under test = 0V		-5		5	µA
I_{IO}	Output Leakage Current	Output is disabled (Hi-Z) $0V \leq V_{OUT} \leq V_{DD}$		-5		5	µA
V_{OH}	Output High Voltage Level	$I_{OH} = -5.0$ mA	5V	2.4		—	V
		$I_{OH} = -2.0$ mA	3.3V	2.4		—	
V_{OL}	Output Low Voltage Level	$I_{OL} = +4.2$ mA	5V	—		0.4	V
		$I_{OL} = +2.0$ mA	3.3V	—		0.4	

CAPACITANCE[1,2]

Symbol	Parameter	Max.	Unit
C_{IN1}	Input Capacitance: A0-A8	5	pF
C_{IN2}	Input Capacitance: $\overline{RAS}$, $\overline{UCAS}$, $\overline{LCAS}$, $\overline{WE}$, $\overline{OE}$	7	pF
C_{IO}	Data Input/Output Capacitance: I/O0-I/O15	7	pF

Notes:
1. Tested initially and after any design or process changes that may affect these parameters.
2. Test conditions: $T_A = 25°C$, f = 1 MHz,

ELECTRICAL CHARACTERISTICS[1]
(Recommended Operation Conditions unless otherwise noted.)

Symbol	Parameter	Test Condition	V_{DD}	Max.	Unit
I_{DD1}	Stand-by Current: TTL	$\overline{RAS}$, $\overline{LCAS}$, $\overline{UCAS} \geq V_{IH}$	5V	2	mA
			3.3V	2	mA
I_{DD2}	Stand-by Current: CMOS	$\overline{RAS}$, $\overline{LCAS}$, $\overline{UCAS} \geq V_{DD} - 0.2V$	5V	1	mA
			3.3V	1	mA
I_{DD3}	Operating Current: Random Read/Write[2,3,4] Average Power Supply Current	$\overline{RAS}$, $\overline{LCAS}$, $\overline{UCAS}$, Address Cycling, $t_{RC} = t_{RC}$ (min.)	5V	150	mA
			3.3V	90	mA
I_{DD4}	Operating Current: EDO Page Mode[2,3,4] Average Power Supply Current	$\overline{RAS} = V_{IL}$, $\overline{LCAS}$, $\overline{UCAS}$, Cycling $t_{PC} = t_{PC}$ (min.)	5V	60	mA
			3.3V	30	mA
I_{DD5}	Refresh Current: $\overline{RAS}$-Only[2,3] Average Power Supply Current	$\overline{RAS}$ Cycling, $\overline{LCAS}$, $\overline{UCAS} \geq V_{IH}$ $t_{RC} = t_{RC}$ (min.)	5V	90	mA
			3.3V	60	mA
I_{DD6}	Refresh Current: CBR[2,3,5] Average Power Supply Current	$\overline{RAS}$, $\overline{LCAS}$, $\overline{UCAS}$ Cycling $t_{RC} = t_{RC}$ (min.)	5V	90	mA
			3.3V	60	mA

Notes:
1. An initial pause of 200 µs is required after power-up followed by eight $\overline{RAS}$ refresh cycles ($\overline{RAS}$-Only or CBR) before proper device operation is assured. The eight $\overline{RAS}$ cycles wake-up should be repeated any time the t_{REF} refresh requirement is exceeded.
2. Dependent on cycle rates.
3. Specified values are obtained with minimum cycle time and the output open.
4. Column-address is changed once each EDO page cycle.
5. Enables on-chip refresh and address counters.

AC CHARACTERISTICS[1,2,3,4,5,6]
(Recommended Operating Conditions unless otherwise noted.)

Symbol	Parameter	-35 Min.	Max.	Units
t_{RC}	Random READ or WRITE Cycle Time	70	—	ns
t_{RAC}	Access Time from $\overline{RAS}$[6, 7]	35	—	ns
t_{CAC}	Access Time from $\overline{CAS}$[6, 8, 15]	—	13	ns
t_{AA}	Access Time from Column-Address[6]	—	18	ns
t_{RAS}	$\overline{RAS}$ Pulse Width	35	10K	ns
t_{RP}	$\overline{RAS}$ Precharge Time	25	—	ns
t_{CAS}	$\overline{CAS}$ Pulse Width[26]	6	10K	ns
t_{CP}	$\overline{CAS}$ Precharge Time[9, 25]	6	—	ns
t_{CSH}	$\overline{CAS}$ Hold Time [21]	35	—	ns
t_{RCD}	$\overline{RAS}$ to $\overline{CAS}$ Delay Time[10, 20]	13	22	ns
t_{ASR}	Row-Address Setup Time	0	—	ns
t_{RAH}	Row-Address Hold Time	6	—	ns
t_{ASC}	Column-Address Setup Time[20]	0	—	ns
t_{CAH}	Column-Address Hold Time[20]	6	—	ns
t_{AR}	Column-Address Hold Time (referenced to $\overline{RAS}$)	30	—	ns
t_{RAD}	$\overline{RAS}$ to Column-Address Delay Time[11]	10	20	ns
t_{RAL}	Column-Address to $\overline{RAS}$ Lead Time	18	—	ns
t_{RPC}	$\overline{RAS}$ to $\overline{CAS}$ Precharge Time	0	—	ns
t_{RSH}	$\overline{RAS}$ Hold Time[27]	10	—	ns
t_{RHCP}	$\overline{RAS}$ Hold Time from $\overline{CAS}$ Precharge	35	—	ns
t_{CLZ}	$\overline{CAS}$ to Output in Low-Z[15, 29]	3	—	ns
t_{CRP}	$\overline{CAS}$ to $\overline{RAS}$ Precharge Time[21]	5	—	ns
t_{OD}	Output Disable Time[19, 28, 29]	3	15	ns
t_{OE} / t_{OEA}	Output Enable Time[15, 16]	0	13	ns
t_{OEHC}	$\overline{OE}$ HIGH Hold Time from $\overline{CAS}$ HIGH	8	—	ns
t_{OEP}	$\overline{OE}$ HIGH Pulse Width	8	—	ns
t_{OES}	$\overline{OE}$ LOW to $\overline{CAS}$ HIGH Setup Time	5	—	ns
t_{RCS}	Read Command Setup Time[17, 20]	0	—	ns
t_{RRH}	Read Command Hold Time (referenced to $\overline{RAS}$)[12]	0	—	ns
t_{RCH}	Read Command Hold Time (referenced to $\overline{CAS}$)[12, 17, 21]	0	—	ns
t_{WCH}	Write Command Hold Time[17, 27]	5	—	ns
t_{WCR}	Write Command Hold Time (referenced to $\overline{RAS}$)[17]	30	—	ns

AC CHARACTERISTICS (Continued)[1,2,3,4,5,6]
(Recommended Operating Conditions unless otherwise noted.)

Symbol	Parameter	-35 Min.	-35 Max.	Units
t_{WP}	Write Command Pulse Width[17]	5	—	ns
t_{WPZ}	$\overline{WE}$ Pulse Widths to Disable Outputs	10	—	ns
t_{RWL}	Write Command to $\overline{RAS}$ Lead Time[17]	10	—	ns
t_{CWL}	Write Command to $\overline{CAS}$ Lead Time[17, 21]	8	—	ns
t_{WCS}	Write Command Setup Time[14, 17, 20]	0	—	ns
t_{DHR}	Data-in Hold Time (referenced to $\overline{RAS}$)	30	—	ns
t_{ACH}	Column-Address Setup Time to $\overline{CAS}$ Precharge during WRITE Cycle	15	—	ns
t_{OEH}	$\overline{OE}$ Hold Time from $\overline{WE}$ during READ-MODIFY-WRITE cycle[18]	8	—	ns
t_{DS}	Data-In Setup Time[15, 22]	0	—	ns
t_{DH}	Data-In Hold Time[15, 22]	6	—	ns
t_{RWC}	READ-MODIFY-WRITE Cycle Time	80	—	ns
t_{RWD}	$\overline{RAS}$ to $\overline{WE}$ Delay Time during READ-MODIFY-WRITE Cycle[14]	46	—	ns
t_{CWD}	$\overline{CAS}$ to $\overline{WE}$ Delay Time[14, 20]	25	—	ns
t_{AWD}	Column-Address to $\overline{WE}$ Delay Time[14]	30	—	ns
t_{PC}	EDO Page Mode READ or WRITE Cycle Time[24]	14	—	ns
t_{RASP}	$\overline{RAS}$ Pulse Width in EDO Page Mode	35	100K	ns
t_{CPA}	Access Time from $\overline{CAS}$ Precharge[15]	—	20	ns
t_{PRWC}	EDO Page Mode READ-WRITE Cycle Time[24]	45	—	ns
t_{COH} / t_{DOH}	Data Output Hold after $\overline{CAS}$ LOW	5	—	ns
t_{OFF}	Output Buffer Turn-Off Delay from $\overline{CAS}$ or $\overline{RAS}$[13,15,19, 29]	3	10	ns
t_{WHZ}	Output Disable Delay from $\overline{WE}$	3	10	ns
t_{CLCH}	Last $\overline{CAS}$ going LOW to First $\overline{CAS}$ returning HIGH[23]	10	—	ns
t_{CSR}	$\overline{CAS}$ Setup Time (CBR REFRESH)[30, 20]	8	—	ns
t_{CHR}	$\overline{CAS}$ Hold Time (CBR REFRESH)[30, 21]	8	—	ns
t_{ORD}	$\overline{OE}$ Setup Time prior to $\overline{RAS}$ during HIDDEN REFRESH Cycle	0	—	ns
t_{WRP}	$\overline{WE}$ Setup Time (CBR Refresh)	5	—	ns
t_{WRH}	$\overline{WE}$ Hold Time (CBR Refresh)	8	—	ns
t_{REF}	Refresh Period (512 Cycles)	—	8	ns
t_{T}	Transition Time (Rise or Fall)[2, 3]	2	50	ns

AC TEST CONDITIONS

Output load: Two TTL Loads and 100 pF (V_{DD} = 5.0V ±10%)
One TTL Load and 50 pF (V_{DD} = 3.3V ±10%)

Input timing reference levels: V_{IH} = 2.4V, V_{IL} = 0.8V (V_{DD} = 5.0V ±10%);
V_{IH} = 2.0V, V_{IL} = 0.8V (V_{DD} = 3.3V ±10%)

Output timing reference levels: V_{OH} = 2.4V, V_{OL} = 0.4V (V_{DD} = 5V ±10%, 3.3V ±10%)

Notes:
1. An initial pause of 200 µs is required after power-up followed by eight $\overline{RAS}$ refresh cycle ($\overline{RAS}$-Only or CBR) before proper device operation is assured. The eight $\overline{RAS}$ cycles wake-up should be repeated any time the t_{REF} refresh requirement is exceeded.
2. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times, are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) and assume to be 1 ns for all inputs.
3. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
4. If $\overline{CAS}$ and $\overline{RAS}$ = V_{IH}, data output is High-Z.
5. If $\overline{CAS}$ = V_{IL}, data output may contain data from the last valid READ cycle.
6. Measured with a load equivalent to one TTL gate and 50 pF.
7. Assumes that $t_{RCD} \leq t_{RCD}$ (MAX). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
8. Assumes that $t_{RCD} \geq t_{RCD}$ (MAX).
9. If $\overline{CAS}$ is LOW at the falling edge of $\overline{RAS}$, data out will be maintained from the previous cycle. To initiate a new cycle and clear the data output buffer, $\overline{CAS}$ and $\overline{RAS}$ must be pulsed for t_{CP}.
10. Operation with the t_{RCD} (MAX) limit ensures that t_{RAC} (MAX) can be met. t_{RCD} (MAX) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (MAX) limit, access time is controlled exclusively by t_{CAC}.
11. Operation within the t_{RAD} (MAX) limit ensures that t_{RCD} (MAX) can be met. t_{RAD} (MAX) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (MAX) limit, access time is controlled exclusively by t_{AA}.
12. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
13. t_{OFF} (MAX) defines the time at which the output achieves the open circuit condition; it is not a reference to V_{OH} or V_{OL}.
14. t_{WCS}, t_{RWD}, t_{AWD} and t_{CWD} are restrictive operating parameters in LATE WRITE and READ-MODIFY-WRITE cycle only. If $t_{WCS} \geq$ t_{WCS} (MIN), the cycle is an EARLY WRITE cycle and the data output will remain open circuit throughout the entire cycle. If $t_{RWD} \geq$ t_{RWD} (MIN), $t_{AWD} \geq t_{AWD}$ (MIN) and $t_{CWD} \geq t_{CWD}$ (MIN), the cycle is a READ-WRITE cycle and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of I/O (at access time and until $\overline{CAS}$ and $\overline{RAS}$ or $\overline{OE}$ go back to V_{IH}) is indeterminate. $\overline{OE}$ held HIGH and $\overline{WE}$ taken LOW after $\overline{CAS}$ goes LOW result in a LATE WRITE ($\overline{OE}$-controlled) cycle.
15. Output parameter (I/O) is referenced to corresponding $\overline{CAS}$ input, I/O0-I/O7 by $\overline{LCAS}$ and I/O8-I/O15 by $\overline{UCAS}$.
16. During a READ cycle, if $\overline{OE}$ is LOW then taken HIGH before $\overline{CAS}$ goes HIGH, I/O goes open. If $\overline{OE}$ is tied permanently LOW, a LATE WRITE or READ-MODIFY-WRITE is not possible.
17. Write command is defined as $\overline{WE}$ going low.
18. LATE WRITE and READ-MODIFY-WRITE cycles must have both t_{OD} and t_{OEH} met ($\overline{OE}$ HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The I/Os will provide the previously written data if $\overline{CAS}$ remains LOW and $\overline{OE}$ is taken back to LOW after t_{OEH} is met.
19. The I/Os are in open during READ cycles once t_{OD} or t_{OFF} occur.
20. The first $\chi\overline{CAS}$ edge to transition LOW.
21. The last $\chi\overline{CAS}$ edge to transition HIGH.
22. These parameters are referenced to $\overline{CAS}$ leading edge in EARLY WRITE cycles and $\overline{WE}$ leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
23. Last falling $\chi\overline{CAS}$ edge to first rising $\chi\overline{CAS}$ edge.
24. Last rising $\chi\overline{CAS}$ edge to next cycle's last rising $\chi\overline{CAS}$ edge.
25. Last rising $\chi\overline{CAS}$ edge to first falling $\chi\overline{CAS}$ edge.
26. Each $\chi\overline{CAS}$ must meet minimum pulse width.
27. Last $\chi\overline{CAS}$ to go LOW.
28. I/Os controlled, regardless $\overline{UCAS}$ and $\overline{LCAS}$.
29. The 3 ns minimum is a parameter guaranteed by design.
30. Enables on-chip refresh and address counters.

READ CYCLE

Note:
1. tOFF is referenced from rising edge of $\overline{RAS}$ or $\overline{CAS}$, whichever occurs last.

EARLY WRITE CYCLE ($\overline{OE}$ = DON'T CARE)

## READ WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE Cycles)

EDO-PAGE-MODE READ CYCLE

Note:
1. tPC can be measured from falling edge of $\overline{CAS}$ to falling edge of $\overline{CAS}$, or from rising edge of $\overline{CAS}$ to rising edge of $\overline{CAS}$. Both measurements must meet the tPC specifications.

EDO-PAGE-MODE EARLY-WRITE CYCLE

EDO-PAGE-MODE READ-WRITE CYCLE (LATE WRITE and READ-MODIFY WRITE Cycles)

Note:
1. t$_{PC}$ can be measured from falling edge of $\overline{CAS}$ to falling edge of $\overline{CAS}$, or from rising edge of $\overline{CAS}$ to rising edge of $\overline{CAS}$. Both measurements must meet the t$_{PC}$ specifications.

Integrated Silicon Solution, Inc.
Rev. A
1/31/2013

## EDO-PAGE-MODE READ-EARLY-WRITE CYCLE (Pseudo READ-MODIFY WRITE)

AC WAVEFORMS
READ CYCLE (With $\overline{WE}$-Controlled Disable)

$\overline{RAS}$-ONLY REFRESH CYCLE ($\overline{OE}$, $\overline{WE}$ = DON'T CARE)

Integrated Silicon Solution, Inc.
Rev. A
1/31/2013

$\overline{\text{CBR}}$ REFRESH CYCLE (Addresses; $\overline{\text{OE}}$ = DON'T CARE)

HIDDEN REFRESH CYCLE ($\overline{\text{WE}}$ = HIGH; $\overline{\text{OE}}$ = LOW)[1]

Notes:
1. A Hidden Refresh may also be performed after a Write Cycle. In this case, $\overline{\text{WE}}$ = LOW and $\overline{\text{OE}}$ = HIGH.
2. t_{OFF} is referenced from rising edge of $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$, whichever occurs last.

ORDERING INFORMATION : 3.3V

Industrial Range: -40ºC to +85ºC

Speed (ns)	Order Part No.	Package
35	IS41LV16256C-35TI	400-mil TSOP (Type II)
	IS41LV16256C-35TLI	400-mil TSOP (Type II), Lead-free

ORDERING INFORMATION : 5V

Industrial Range: -40ºC to +85ºC

Speed (ns)	Order Part No.	Package
35	IS41C16256C-35TI	400-mil TSOP (Type II)
	IS41C16256C-35TLI	400-mil TSOP (Type II), Lead-free

Note:
The -35 speed option supports 35ns and 60ns timing specifications.

Integrated Silicon Solution, Inc.

SYMBOL	DIMENSION IN MM			DIMENSION IN INCH		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	1.00	—	1.20	0.039	—	0.047
A1	0.05	—	0.15	0.002	—	0.006
A2	0.95	1.00	1.05	0.037	0.039	0.041
b	0.30	—	0.45	0.012	—	0.018
D	18.28	18.41	18.54	0.720	0.725	0.730
E	11.56	11.76	11.96	0.455	0.463	0.471
E1	10.03	10.16	10.29	0.395	0.400	0.405
e	0.80 BSC.			0.031 BSC.		
L	0.40	—	0.69	0.016	—	0.027
L1	0.25 BSC.			0.010 BSC.		
ZD	0.805 REF.			0.032 REF.		
θ	0		8°	0		8°

DETAIL A

A

E

E1

A2

A1

b

D

e

ZD

DETAIL A

GAUGE PLANE

SAETING PLANE

L

L1

NOTE :

1. CONTROLLING DIMENSION : MM
2. DIMENSION D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION/INTRUSION.

TITLE	40/44L 400mil TSOP-2 Package Outline	REV.	F	DATE	03/19/2009

Integrated Silicon Solution, Inc.
Rev. A
1/31/2013