

September 2014

#### FOD8321

# 2.5A Output Current, Gate Drive Optocoupler in Optoplanar<sup>®</sup> Wide Body SOP 5-Pin

#### **Features**

- Fairchild's Optoplanar<sup>®</sup> Packaging Technology Provides Reliable and High-Voltage Insulation with Greater than 8 mm Creepage and Clearance Distance, and 0.5 mm Internal Insulation Distance While Still Offering a Compact Footprint
- 2.5 A Output Current Driving Capability for Medium-Power IGBT/MOSFET
  - P-Channel MOSFETs at Output Stage Enables Output Voltage Swing Close to Supply Rail
- 20 kV/µs Minimum Common Mode Rejection
- Wide Supply Voltage Range: 15 V to 30 V
- Fast Switching Speed Over Full Operating Temperature Range:
  - 500 ns Maximum Propagation Delay
  - 300 ns Maximum Pulse Width Distortion
- Under-Voltage Lockout (UVLO) with Hysteresis
- Extended Industrial Temperate Range: -40°C to 100°C
- Safety and Regulatory Approvals:
  - UL1577, 5,000 V<sub>RMS</sub> for 1 Minute
  - DIN EN/IEC60747-5-5, 1,414 V Peak Working Insulation Voltage

# **Applications**

- AC and Brushless DC Motor Drives
- Industrial Inverter
- Uninterruptible Power Supply
- Induction Heating
- Isolated IGBT/Power MOSFET Gate Drive

#### **Related Resources**

- FOD3120, High Noise Immunity, 2.5 A Output Current, Gate Drive Optocoupler Datasheet
- www.fairchildsemi.com/products/opto/

#### **Description**

The FOD8321 is a 2.5 A output current gate drive optocoupler, capable of driving medium-power IGBT/ MOSFETs. It is ideally suited for fast-switching driving of power IGBT and MOSFET used in motor-control inverter applications and high-performance power systems.

The FOD8321 utilizes Fairchild's Optoplanar® coplanar packaging technology and optimized IC design to achieve reliable high-insulation voltage and high-noise immunity.

It consists of an Aluminum Gallium Arsenide (AlGaAs) Light-Emitting Diode (LED) optically coupled to an integrated circuit with a high-speed driver for push-pull MOSFET output stage. The device is housed in a wide body, 5-pin, small-outline, plastic package.

#### **Functional Schematic**




Figure 1. Schematic




Figure 2. Package Outline

#### **Truth Table**

LED	V <sub>DD</sub> – V <sub>SS</sub> "Positive Going" (Turn-on)	V <sub>DD</sub> – V <sub>SS</sub> "Positive Going" (Turn-off)	v <sub>o</sub>
Off	0 V to 30 V	0 V to 30 V	LOW
On	0 V to 11.5 V	0 V to 10 V	LOW
On	11.5 V to 14.5 V	10 V to 13 V	Transition
On	14.5 V to 30 V	13 V to 30 V	HIGH

# **Pin Configuration**




Figure 3. Pin Configuration

# **Pin Definitions**

Pin #	Name	Description
1	Anode	LED Anode
3	Cathode	LED Cathode
4	V <sub>SS</sub>	Negative Supply Voltage
5	V <sub>O</sub>	Output Voltage
6	V <sub>DD</sub>	Positive Supply Voltage

# **Safety and Insulation Ratings**

As per DIN EN/IEC60747-5-5, this optocoupler is suitable for "safe electrical insulation" only within the safety limit data. Compliance with the safety ratings shall be ensured by means of protective circuits.

Symbol	Parameter	Min.	Тур.	Max.	Unit
	Installation Classifications per DIN VDE 0110/1.89 Table 1				
	For Rated Mains Voltage < 150 V <sub>RMS</sub>		I–IV		
	For Rated Mains Voltage < 300 V <sub>RMS</sub>		I–IV		
	For Rated Mains Voltage < 450 V <sub>RMS</sub>		I–IIII		
	For Rated Mains Voltage < 600 V <sub>RMS</sub>		I–III		
	Climatic Classification		40/100/21		
	Pollution Degree (DIN VDE 0110/1.89)		2		
CTI	Comparative Tracking Index	175			
V	Input-to-Output Test Voltage, Method b, $V_{\rm IORM}$ x 1.875 = $V_{\rm PR}$ , 100% Production Test with $t_{\rm m}$ = 1 s, Partial Discharge < 5 pC	2651			V <sub>peak</sub>
V <sub>PR</sub>	Input-to-Output Test Voltage, Method a, $V_{IORM}$ x 1.6 = $V_{PR}$ , Type and Sample Test with $t_m$ = 10 s, Partial Discharge < 5 pC	2262			V <sub>peak</sub>
V <sub>IORM</sub>	Maximum Working Insulation Voltage	1414			V <sub>peak</sub>
V <sub>IOTM</sub>	Highest Allowable Over Voltage	8000			V <sub>peak</sub>
	External Creepage	8.0	V.		mm
	External Clearance	8.0			mm
	Insulation Thickness	0.5			mm
	Safety Limit Values – Maximum Values Allowed in the Event of a Failure				
T <sub>S</sub>	Case Temperature	150			°C
I <sub>S,INPUT</sub>	Input Current	200			mA
P <sub>S,OUTPUT</sub>	Output Power	600			mW
R <sub>IO</sub>	Insulation Resistance at T <sub>S</sub> , V <sub>IO</sub> = 500 V	10 <sup>9</sup>			Ω

#### **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.  $T_A = 25^{\circ}C$  unless otherwise specified.

Symbol	Parameter	Value	Units
T <sub>STG</sub>	Storage Temperature	-40 to +125	°C
T <sub>OPR</sub>	Operating Temperature	-40 to +100	°C
T <sub>J</sub>	Junction Temperature	-40 to +125	°C
T <sub>SOL</sub>	Lead Solder Temperature  Refer to Reflow Temperature Profile on page 15.	260 for 10 s	°C
I <sub>F(AVG)</sub>	Average Input Current	25	mA
F	Operating Frequency	50	kHz
V <sub>R</sub>	Reverse Input Voltage	5.0	V
I <sub>O(PEAK)</sub>	Peak Output Current <sup>(1)</sup>	3.0	А
V <sub>DD</sub>	Supply Voltage	0 to 35	V
V <sub>O(PEAK)</sub>	Peak Output Voltage	0 to V <sub>DD</sub>	V
t <sub>R(IN)</sub> , t <sub>F(IN)</sub>	Input Signal Rise and Fall Time	500	ns
PDI	Input Power Dissipation <sup>(2)(4)</sup>	45	mW
PD <sub>O</sub>	Output Power Dissipation <sup>(3)(4)</sup>	500	mW

#### Notes:

- 1. Maximum pulse width =  $10 \mu s$ , maximum duty cycle = 0.2%.
- 2. No derating required across operating temperature range.
- 3. Derate linearly from 25°C at a rate of 5.2 mW/°C
- 4. Functional operation under these conditions is not implied. Permanent damage may occur if the device is subjected to conditions outside these ratings.

# **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Min.	Max.	Unit
T <sub>A</sub>	Ambient Operating Temperature	-40	100	°C
$V_{DD} - V_{SS}$	Supply Voltage	16	30	V
I <sub>F(ON)</sub>	Input Current (ON)	10	16	mA
V <sub>F(OFF)</sub>	Input Voltage (OFF)	0	0.8	V

#### **Isolation Characteristics**

Apply over all recommended conditions, typical value is measured at  $T_A$  = 25°C

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
V <sub>ISO</sub>	Input-Output Isolation Voltage	$T_A = 25$ °C, R.H. < 50%, t = 60 s, $I_{I-O} \le 20 \ \mu A$ , 50 Hz <sup>(5)(6)</sup>	5,000			V <sub>RMS</sub>
R <sub>ISO</sub>	Isolation Resistance	$V_{I-O} = 500 V^{(5)}$		10 <sup>11</sup>		Ω
C <sub>ISO</sub>	Isolation Capacitance	$V_{I-O} = 0V$ , Frequency = 1.0 MHz <sup>(6)</sup>		1		pF

#### Notes:

- 5. Device is considered a two terminal device: pins 1 and 3 are shorted together and pins 4, 5 and 6 are shorted together.
- 6. 5,000 VAC<sub>RMS</sub> for 1 minute duration is equivalent to 6,000 VAC<sub>RMS</sub> for 1 second duration.

#### **Electrical Characteristics**

Apply over all recommended conditions, typical value is measured at  $V_{DD} = 30 \text{ V}$ ,  $V_{SS} = \text{Ground}$ ,  $T_A = 25^{\circ}\text{C}$  unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	Figure
$V_{F}$	Input Forward Voltage		1.1	1.5	1.8	V	19
$\Delta(V_F / T_A)$	Temperature Coefficient of Forward Voltage	I <sub>F</sub> = 10 mA		-1.8		mV/°C	
$BV_R$	Input Reverse Breakdown Voltage	I <sub>R</sub> = 10 μA	5			V	
C <sub>IN</sub>	Input Capacitance	f = 1 MHz, V <sub>F</sub> = 0 V		60		pF	
1	High Level Output	$V_{OH} = V_{DD} - 3 V$	1.0	2.0	2.5	Α	4, 6
I <sub>OH</sub>	Current <sup>(1)</sup>	$V_{OH} = V_{DD} - 6 V$	2.0		2.5	Α	4, 6, 22
1	Low Level Output	$V_{OL} = V_{SS} + 3 V$	1.0	2.0	2.5	Α	7, 9
I <sub>OL</sub>	Current <sup>(1)</sup>	V <sub>OL</sub> = V <sub>SS</sub> + 6 V	2.0		2.5	Α	7, 9, 21
V	High Level Output	I <sub>F</sub> = 10 mA, I <sub>O</sub> = -2.5 A	V <sub>DD</sub> – 6.25	V <sub>DD</sub> – 2.5		V	4
V <sub>OH</sub>	Voltage <sup>(7)(8)</sup>	I <sub>F</sub> = 10 mA, I <sub>O</sub> = -100 mA	V <sub>DD</sub> – 0.5	V <sub>DD</sub> – 0.1		V	4, 5, 23
\/	Low Level Output	I <sub>F</sub> = 10 mA, I <sub>O</sub> = 2.5 A		V <sub>SS</sub> + 2.5	V <sub>SS</sub> + 6.25	V	7
V <sub>OL</sub> Voltag	Voltage <sup>(7)(8)</sup>	I <sub>F</sub> = 0 mA, I <sub>O</sub> = 100 mA		V <sub>SS</sub> + 0.1	V <sub>SS</sub> + 0.5	V	8, 24
I <sub>DDH</sub>	High Level Supply Current	V <sub>O</sub> Open, I <sub>F</sub> = 10 to 16 mA		2.9	5	mA	10, 11, 25
I <sub>DDL</sub>	Low Level Supply Current	V <sub>O</sub> Open, V <sub>F</sub> = 0 to 0.8 V		2.8	5	mA	10, 11, 26
I <sub>FLH</sub>	Threshold Input Current Low to High	I <sub>O</sub> = 0 mA, V <sub>O</sub> > 5 V		2.4	7.5	mA	12, 18, 27
$V_{FHL}$	Threshold Input Voltage High to Low	I <sub>O</sub> = 0 mA, V <sub>O</sub> < 5 V	0.8			٧	28
V <sub>UVLO+</sub>	UnderVoltage Lockout	I <sub>F</sub> = 10 mA, V <sub>O</sub> > 5 V	11.5	12.7	14.5	V	20, 29
V <sub>UVLO-</sub>	Threshold	I <sub>F</sub> = 10 mA, V <sub>O</sub> < 5 V	10.0	11.2	13.0	V	20, 29
UVLO <sub>HYS</sub>	UnderVoltage Lockout Threshold Hysteresis			1.5		V	

#### Notes:

- 7. In this test,  $V_{OH}$  is measured with a dc load current of 100 mA. When driving capacitive load  $V_{OH}$  will approach  $V_{DD}$  as  $I_{OH}$  approaches 0 A.
- 8. Maximum pulse width = 1 ms, maximum duty cycle = 20%.

#### **Switching Characteristics**

Apply over all recommended conditions, typical value is measured at  $V_{DD} = 30V$ ,  $V_{SS} = Ground$ ,  $T_A = 25^{\circ}C$  unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	Figure
t <sub>PHL</sub>	Propagation Delay Time to Logic Low Output <sup>(9)</sup>		100	285	500	ns	13, 14, 15, 16, 17, 30
t <sub>PLH</sub>	Propagation Delay Time to Logic High Output <sup>(10)</sup>		100	260	500	ns	13, 14, 15, 16, 17, 20
PWD	Pulse Width Distortion <sup>(11)</sup>   t <sub>PHL</sub> - t <sub>PLH</sub>	$I_F$ = 10 mA to 16 mA, $R_g$ = 10 Ω, $C_g$ = 10 nF, f = 10 kHz, Duty Cycle = 50%		25	300	ns	
PDD (Skew)	Propagation Delay Difference Between Any Two Parts <sup>(12)</sup>	Duty Cycle – 50%	-350		350		
t <sub>R</sub>	Output Rise Time (10% to 90%)			60		ns	30
t <sub>F</sub>	Output Fall Time (90% to 10%)			60		ns	30
t <sub>ULVO</sub> ON	ULVO Turn On Delay	I <sub>F</sub> = 10 mA, V <sub>O</sub> > 5 V		0.8		μs	
t <sub>ULVO OFF</sub>	ULVO Turn Off Delay	$I_F = 10 \text{ mA}, V_O < 5 \text{ V}$		0.4		μs	
CM <sub>H</sub>	Common Mode Transient Immunity at Output High	$T_A = 25$ °C, $V_{DD} = 30$ V, $I_F = 10$ mA to 16 mA, $V_{CM} = 2000$ V <sup>(13)</sup>	20	50		kV/μs	31
CM <sub>L</sub>	Common Mode Transient Immunity at Output Low	$T_A = 25$ °C, $V_{DD} = 30$ V, $V_F = 0$ V, $V_{CM} = 2000$ V <sup>(14)</sup>	20	50		kV/µs	31

#### Notes:

- 9. Propagation delay  $t_{PHL}$  is measured from the 50% level on the falling edge of the input pulse to the 50% level of the falling edge of the  $V_O$  signal.
- 10. Propagation delay  $t_{PLH}$  is measured from the 50% level on the rising edge of the input pulse to the 50% level of the rising edge of the  $V_O$  signal.
- 11. PWD is defined as | t<sub>PHL</sub> t<sub>PLH</sub> | for any given device.
- 12. The difference between  $t_{PHL}$  and  $t_{PLH}$  between any two FOD8321 parts under the same operating conditions, with equal loads.
- 13. Common mode transient immunity at output high is the maximum tolerable negative dVcm/dt on the trailing edge of the common mode impulse signal,  $V_{CM}$ , to ensure that the output remains high (i.e.,  $V_O > 15.0 \text{ V}$ ).
- 14. Common mode transient immunity at output low is the maximum tolerable positive dVcm/dt on the leading edge of the common pulse signal,  $V_{CM}$ , to ensure that the output remains low (i.e.,  $V_O < 1.0 \text{ V}$ ).

# **Typical Performance Characteristics**




Figure 4. Output High Voltage Drop vs. Output High Current




Figure 5. Output High Voltage Drop vs. Ambient Temperature




Figure 6. Output High Current vs. Ambient Temperature




Figure 7. Output Low Voltage vs. Output Low Current




Figure 8. Output Low Voltage vs. Ambient Temperature




Figure 9. Output Low Current vs. Ambient Temperature

#### Typical Performance Characteristics (Continued)




Figure 10. Supply Current vs. Ambient Temperature




Figure 12. Low to High Input Current Threshold vs. Ambient Temperature




Figure 14. Propagation Delay vs. LED Forward Current




Figure 11. Supply Current vs. Supply Voltage




Figure 13. Propagation Delay vs. Supply Voltage




Figure 15. Propagation Delay vs. Ambient Temperature

# **Typical Performance Characteristics** (Continued)




Figure 16. Propagation Delay vs. Series Load Resistance




Figure 17. Propagation Delay vs. Load Capacitance




Figure 18. Transfer Characteristics




Figure 19. Input Forward Current vs. Forward Voltage





Figure 20. Under Voltage Lockout



©2010 Fairchild Semiconductor Corporation FOD8321 Rev. 1.0.5

# Test Circuit (Continued)




Figure 23. V<sub>OH</sub> Test Circuit




Figure 24. V<sub>OL</sub> Test Circuit

# Test Circuit (Continued)




Figure 25. I<sub>DDH</sub> Test Circuit




Figure 26. I<sub>DDL</sub> Test Circuit

# Test Circuit (Continued)




Figure 27. I<sub>FLH</sub> Test Circuit




Figure 28. V<sub>FHL</sub> Test Circuit





Figure 29. UVLO Test Circuit

# Test Circuit (Continued) 0.1 μF V<sub>DD</sub> = 15 V to 30 V f = 10 kHz DC = 50% Probe O C<sub>g</sub> = 10 nF $50 \Omega$ 90% 50% $V_{OUT}$ -10% → t<sub>PLH</sub> ► → t<sub>PHL</sub> ← Figure 30. $t_{PHL}$ , $t_{PLH}$ , $t_{R}$ and $t_{F}$ Test Circuit and Waveforms ОВ 0.1 μF -○ V<sub>O</sub> 5 V $V_{DD} = 30 \text{ V}$ V<sub>CM</sub> = 2,000 V $V_{CM}$ 0V Δt ► $V_{O}$ $V_{OH}$ Switch at A: I<sub>F</sub> = 10 mA $V_O$ V<sub>OL</sub> Switch at B: I<sub>F</sub> = 0 mA Figure 31. CMR Test Circuit and Waveforms

#### **Reflow Profile**



Profile Freature	Pb-Free Assembly Profile
Temperature Minimum (T <sub>smin</sub> )	150°C
Temperature Maximum (T <sub>smax</sub> )	200°C
Time (t <sub>S</sub> ) from (T <sub>smin</sub> to T <sub>smax</sub> )	60 s to 120 s
Ramp-up Rate (t <sub>L</sub> to t <sub>P</sub> )	3°C/second maximum
Liquidous Temperature (T <sub>L</sub> )	217°C
Time (t <sub>L</sub> ) Maintained Above (T <sub>L</sub> )	60 s to 150 s
Peak Body Package Temperature	260°C +0°C / -5°C
Time (t <sub>P</sub> ) within 5°C of 260°C	30 s
Ramp-Down Rate (T <sub>P</sub> to T <sub>L</sub> )	6°C/s maximum
Time 25°C to Peak Temperature	8 minutes maximum


Figure 32. Reflow Profile

# **Ordering Information**


Part Number	Package	Packing Method
FOD8321	Wide Body SOP 5-Pin	Tube (100 units per tube)
FOD8321R2	Wide Body SOP 5-Pin	Tape and Reel (1,000 units per reel)
FOD8321V	Wide Body SOP 5-Pin, DIN EN/IEC60747-5-5 Option	Tube (100 units per tube)
FOD8321R2V	Wide Body SOP 5-Pin, DIN EN/ IEC60747-5-5 Option	Tape and Reel (1,000 units per reel)


All packages are lead free per JEDEC: J-STD-020B standard.

# **Marking Information**



Defini	Definitions				
1	Fairchild logo				
2	Device number, e.g., '8321' for FOD8321				
3	DIN EN/IEC60747-5-5 Option (only appears on component ordered with this option)				
4	Plant code, e.g., 'D'				
5	Last digit year code, e.g., 'C' for 2012				
6	Two digit work week ranging from '01' to '53'				
7	Lot traceability code				
8	Package assembly code, W				





# (1.25)-(R0.54)**GAUGE PLANE** 0.25 \_8° √0° 0.19 1.04 0.25 (R1.29)С 0.44 **SEATING PLANE DETAIL A** SCALE: 3.2:1

#### NOTES: UNLESS OTHERWISE SPECIFIED

- A) THIS PACKAGE DOES NOT CONFORM TO ANY STANDARD.
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH AND TIE BAR PROTRUSIONS
- D) DRAWING CONFORMS TO ASME Y14.5M-1994
- E) DRAWING FILE NAME: MKT-M05BREV2

ON Semiconductor and III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative