


by erasing a block of data (entire chip or main memory block) and then programming on a word by word basis. The typical word programming time is a fast 20 μ s. The end of a program cycle can be optionally detected by the Data Polling feature. Once the end of a byte program cycle has been detected, a new access for a read or program can begin. The typical number of program and erase cycles is in excess of 10,000 cycles.

The optional 8K word boot block section includes a reprogramming write lock out feature to provide data integrity. The boot sector is designed to contain user secure code, and when the feature is enabled, the boot sector is permanently protected from being erased or reprogrammed.

Block Diagram



Device OperationREAD: The AT49LV1024and WE is high, the data

READ: The AT49LV1024/1025 is accessed like an EPROM. When \overline{CE} and \overline{OE} are low and \overline{WE} is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high-impedance state whenever \overline{CE} or \overline{OE} is high. This dual-line control gives designers flexibility in preventing bus contention.

CHIP ERASE: When the boot block programming lockout feature is not enabled, the boot block and the main memory block will erase together from the same Chip Erase command (See Command Definitions table). If the boot block lockout function has been enabled, data in the boot section will not be erased. However, data in the main memory section will be erased. After a chip erase, the device will return to the read mode.

MAIN MEMORY ERASE: As an alternative to the chip erase, a main memory block erase can be performed, which will erase all words not located in the boot block region to an FFFFH. Data located in the boot region will not be changed during a main memory block erase. The Main Memory Erase command is a six-bus cycle operation. The address (5555H) is latched on the falling edge of the sixth cycle while the 30H data input is latched on the rising edge of WE. The main memory erase starts after the rising edge of WE of the sixth cycle. Please see Main Memory Erase cycle waveforms. The main memory erase operation is internally controlled; it will automatically time to completion.

WORD PROGRAMMING: Once the memory array is erased, the device is programmed (to a logic "0") on a word-by-word basis. Please note that a data "0" cannot be programmed back to a "1"; only erase operations can convert "0"s to "1"s. Programming is accomplished via the internal device command register and is a four-bus cycle operation (please refer to the Command Definitions table). The device will automatically generate the required internal program pulses.

AT49LV1024/1025

2

The program cycle has addresses latched on the falling edge of \overline{WE} or \overline{CE} , whichever occurs last, and the data latched on the rising edge of \overline{WE} or \overline{CE} , whichever occurs first. Programming is completed after the specified t_{BP} cycle time. The Data Polling feature may also be used to indicate the end of a program cycle.

BOOT BLOCK PROGRAMMING LOCKOUT: The device has one designated block that has a programming lockout feature. This feature prevents programming of data in the designated block once the feature has been enabled. The size of the block is 8K words. This block, referred to as the boot block, can contain secure code that is used to bring up the system. Enabling the lockout feature will allow the boot code to stay in the device while data in the rest of the device is updated. This feature does not have to be activated; the boot block's usage as a write-protected region is optional to the user. The address range of the boot block is 0000H to 1FFFH.

Once the feature is enabled, the data in the boot block can no longer be erased or programmed. Data in the main memory block can still be changed through the regular programming method and can be erased using either the Chip Erase or the Main Memory Block Erase command. To activate the lockout feature, a series of six program commands to specific addresses with specific data must be performed. Please refer to the Command Definitions table.

BOOT BLOCK LOCKOUT DETECTION: A software method is available to determine if programming of the boot block section is locked out. When the device is in the software product identification mode (see Software Product Identification Entry and Exit sections) a read from address location 0002H will show if programming the boot block is locked out. If the data on I/O0 is low, the boot block can be programmed; if the data on I/O0 is high, the program lockout feature has been activated and the block cannot be programmed. The software product identification exit code should be used to return to standard operation.

PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product.

For details, see "Operating Modes" (for hardware operation) or "Software Product Identification Entry/Exit" on page 11. The manufacturer and device code is the same for both modes.

DATA POLLING: The AT49LV1024/1025 features Data Polling to indicate the end of a program or erase cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. Data Polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to Data Polling, the AT49LV1024/1025 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent writes to the AT49LV1024/1025 in the following ways: (a) V_{CC} sense: if V_{CC} is below 1.8V (typical), the program function is inhibited. (b) Program inhibit: holding any one of \overline{OE} low, \overline{CE} high or \overline{WE} high inhibits program cycles. (c) Noise filter: pulses of less than 15 ns (typical) on the \overline{WE} or \overline{CE} inputs will not initiate a program cycle.



Downloaded from Arrow.com.

AIMEL

Command Definition (in Hex)

| Command | Bus | 1st Cy | Bus cle | 2nd Cy | | 3rd Cy | | 4th Cy | | 5th Cyc | | 6th Cy | |
|-----------------------------------|--------|-----------|------------------|-----------|------|-----------|------|-----------|-----------------|------------|------|-----------|------|
| Sequence | Cycles | Addr | Data | Addr | Data | Addr | Data | Addr | Data | Addr | Data | Addr | Data |
| Read | 1 | Addr | D _{OUT} | | | | | | | | | | |
| Chip Erase | 6 | 5555 | AA | 2AAA | 55 | 5555 | 80 | 5555 | AA | 2AAA | 55 | 5555 | 10 |
| Main Memory Erase | 6 | 5555 | AA | 2AAA | 55 | 5555 | 80 | 5555 | AA | 2AAA | 55 | 5555 | 30 |
| Word Program | 4 | 5555 | AA | 2AAA | 55 | 5555 | A0 | Addr | D _{IN} | | | | |
| Boot Block Lockout ⁽²⁾ | 6 | 5555 | AA | 2AAA | 55 | 5555 | 80 | 5555 | AA | 2AAA | 55 | 5555 | 40 |
| Product ID Entry | 3 | 5555 | AA | 2AAA | 55 | 5555 | 90 | | | | | | |
| Product ID Exit ⁽³⁾ | 3 | 5555 | AA | 2AAA | 55 | 5555 | F0 | | | | | | |
| Product ID Exit ⁽³⁾ | 1 | xxxx | F0 | | | | | | | | | | |

Notes: 1. The DATA FORMAT in each bus cycle is as follows: I/O15 - I/O8 (Don't Care); I/O7 - I/O0 (Hex).

The ADDRESS FORMAT in each bus cycle is as follows: A15 - A0 (Hex); A15 (Don't Care).

2. The 8K word boot sector has the address range 00000H to 1FFFH.

3. Either one of the Product ID Exit commands can be used.

Absolute Maximum Ratings*

| Temperature under Bias55°C to +125°C |
|---|
| Storage Temperature65°C to +150°C |
| All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V |
| All Output Voltages with Respect to Ground0.6V to V_{CC} + 0.6V |
| Voltage on \overline{OE} with Respect to Ground0.6V to +13.5V |

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

AT49LV1024/1025

4

AT49LV1024/1025

DC and AC Operating Range

| | | AT49LV1024/1025-55 | AT49LV1024/1025-70 | AT49LV1024/1025-90 |
|------------------------------|------|-----------------------------|-----------------------------|-----------------------------|
| Operating | Com. | 0°C - 70°C | 0°C - 70°C | 0°C - 70°C |
| Temperature (Case) | Ind. | | | -40°C - 85°C |
| V _{CC} Power Supply | | 3.0V to 3.6V ⁽¹⁾ | 3.0V to 3.6V ⁽¹⁾ | 3.0V to 3.6V ⁽¹⁾ |

Note: 1. Minimum programming voltage is 3.1V.

Operating Modes

| Mode | CE | OE | WE | Ai | I/O |
|-------------------------|-----------------|------------------|-----------------|--|----------------------------------|
| Read | V _{IL} | $V_{\rm IL}$ | V _{IH} | Ai | D _{OUT} |
| Program ⁽²⁾ | V _{IL} | V _{IH} | V _{IL} | Ai | D _{IN} |
| Standby/Write Inhibit | V _{IH} | X ⁽¹⁾ | Х | x | High-Z |
| Program Inhibit | Х | Х | V _{IH} | | |
| Program Inhibit | Х | V _{IL} | Х | | |
| Output Disable | х | V _{IH} | Х | | High-Z |
| Product Identification | | | | | |
| Llevelueve | V | N/ | V | A1 - A15 = V_{IL} , A9 = $V_{H}^{(3)}$, A0 = V_{IL} | Manufacturer Code ⁽⁴⁾ |
| Hardware | V _{IL} | V_{IL} | V _{IH} | A1 - A15 = V_{IL} , A9 = $V_{H}^{(3)}$, A0 = V_{IH} | Device Code ⁽⁴⁾ |
| Software ⁽⁵⁾ | | | | $A0 = V_{IL}, A1 - A15 = V_{IL}$ | Manufacturer Code ⁽⁴⁾ |
| Sollware | | | | A0 = V _{IH} , A1 - A15 = V _{IL} | Device Code ⁽⁴⁾ |

Notes: 1. X can be V_{IL} or V_{IH} .

2. Refer to AC Programming Waveforms.

3. $V_{\rm H} = 12.0V \pm 0.5V$.

4. Manufacturer Code: 001FH; Device Code: 0087H.

5. See details under "Software Product Identification Entry/Exit" on page 11.

DC Characteristics

| Symbol | Parameter | Condition | | Min | Max | Units |
|------------------|--------------------------------------|---|--|-----|-------|-------|
| I _{LI} | Input Load Current | $V_{IN} = 0V$ to V_{CC} | | | 10.0 | μA |
| I _{LO} | Output Leakage Current | $V_{I/O} = 0V$ to V_{CC} | | | 10.0 | μA |
| | | Com. | | | 40.0 | μA |
| I _{SB1} | V _{CC} Standby Current CMOS | $CE = V_{CC} - 0.3V$ to V_{CC} | $\overline{CE} = V_{CC} - 0.3V$ to V_{CC} Ind. | | 130.0 | μA |
| I _{SB2} | V _{CC} Standby Current TTL | $\overline{CE} = 2.0V$ to V _{CC} | | | 0.5 | mA |
| $I_{CC}^{(1)}$ | V _{CC} Active Current | f = 5 MHz; I _{OUT} = 0 mA | | | 25.0 | mA |
| V _{IL} | Input Low Voltage | | | | 0.6 | V |
| V _{IH} | Input High Voltage | | | 2.0 | | V |
| V _{OL} | Output Low Voltage | I _{OL} = 2.1 mA | | | 0.45 | V |
| V _{OH1} | Output High Voltage | I _{OH} = -400 μA | | 2.4 | | V |

Note: 1. In the erase mode, I_{CC} is 40 mA.






AC Read Characteristics

| Symbo | Symbo | | AT49LV1024/1025-55 | | AT49LV1024/1025-70 | | AT49LV1024/1025-90 | |
|-----------------------------------|---|-----|--------------------|-----|--------------------|-----|--------------------|-------|
| I | Parameter | Min | Max | Min | Max | Min | Max | Units |
| t _{ACC} | Address to Output Delay | | 55 | | 70 | | 90 | ns |
| t _{CE} ⁽¹⁾ | CE to Output Delay | | 55 | | 70 | | 90 | ns |
| t _{OE} ⁽²⁾ | OE to Output Delay | | 30 | | 35 | 0 | 40 | ns |
| t _{DF} ⁽³⁾⁽⁴⁾ | \overline{CE} or \overline{OE} to Output Float | 0 | 25 | 0 | 25 | 0 | 25 | ns |
| t _{OH} | Output Hold from OE, CE or Address, whichever occurred first | 0 | | 0 | | 0 | | ns |

AC Read Waveforms⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾




- Notes: 1. \overline{CE} may be delayed up to $t_{ACC} t_{CE}$ after the address transition without impact on t_{ACC} . 2. \overline{OE} may be delayed up to $t_{CE} t_{OE}$ after the falling edge of \overline{CE} without impact on t_{CE} or by $t_{ACC} t_{OE}$ after an address change without impact on t_{ACC}.
 3. t_{DF} is specified from OE or CE, whichever occurs first (C_L = 5 pF).
 4. This parameter is characterized and is not 100% tested.

AT49LV1024/1025

6


AT49LV1024/1025

Input Test Waveforms and Measurement Level



t_R, t_F < 5 ns

Output Test Load



Pin Capacitance

f = 1 MHz, T = $25^{\circ}C^{(1)}$

| Symbol | Тур | Мах | Units | Conditions |
|------------------|-----|-----|-------|----------------|
| C _{IN} | 4 | 6 | pF | $V_{IN} = 0V$ |
| C _{OUT} | 8 | 12 | pF | $V_{OUT} = 0V$ |

Note: 1. This parameter is characterized and is not 100% tested.






AC Word Load Characteristics


| Symbol | Parameter | Min | Мах | Units |
|------------------------------------|--|-----|-----|-------|
| t _{AS} , t _{OES} | Address, OE Setup Time | 0 | | ns |
| t _{AH} | Address Hold Time | 70 | | ns |
| t _{CS} | Chip Select Setup Time | 0 | | ns |
| t _{CH} | Chip Select Hold Time | 0 | | ns |
| t _{wP} | Write Pulse Width (\overline{WE} or \overline{CE}) | 70 | | ns |
| t _{DS} | Data Setup Time | 70 | | ns |
| t _{DH} , t _{OEH} | Data, OE Hold Time | 0 | | ns |
| t _{wPH} | Write Pulse Width High | 50 | | ns |

AC Word Load Waveforms

WE Controlled



CE Controlled




AT49LV1024/1025


Program Cycle Characteristics

| Symbol | Parameter | Min | Тур | Мах | Units |
|------------------|------------------------|-----|-----|-----|---------|
| t _{BP} | Word Programming Time | | 20 | 50 | μs |
| t _{AS} | Address Setup Time | 0 | | | ns |
| t _{AH} | Address Hold Time | 70 | | | ns |
| t _{DS} | Data Setup Time | 70 | | | ns |
| t _{DH} | Data Hold Time | 0 | | | ns |
| t _{WP} | Write Pulse Width | 70 | | | ns |
| t _{wPH} | Write Pulse Width High | 50 | | | ns |
| t _{EC} | Erase Cycle Time | | 1.5 | 5 | seconds |

Program Cycle Waveforms



Main Memory or Chip Erase Cycle Waveforms



Notes: 1. \overline{OE} must be high only when \overline{WE} and \overline{CE} are both low.

2. For chip erase, the address should be 10H. For a main memory erase, the data should be 30H.

1278D-07/01




Data Polling Characteristics⁽¹⁾

| Symbol | Parameter | Min | Тур | Max | Units |
|------------------|-----------------------------------|-----|-----|-----|-------|
| t _{DH} | Data Hold Time | 10 | | | ns |
| t _{OEH} | OE Hold Time | 10 | | | ns |
| t _{OE} | OE to Output Delay ⁽²⁾ | | | | ns |
| t _{WR} | Write Recovery Time | 0 | | | ns |

Notes: 1. These parameters are characterized and not 100% tested.

2. See t_{OE} spec in "AC Read Characteristics" on page 6.

Data Polling Waveforms




Toggle Bit Characteristics⁽¹⁾

| Symbol | Parameter | Min | Тур | Max | Units |
|-------------------|-----------------------------------|-----|-----|-----|-------|
| t _{DH} | Data Hold Time | 10 | | | ns |
| t _{OEH} | OE Hold Time | 10 | | | ns |
| t _{OE} | OE to Output Delay ⁽²⁾ | | | | ns |
| t _{OEHP} | OE High Pulse | 150 | | | ns |
| t _{WR} | Write Recovery Time | 0 | | | ns |

Notes: 1. These parameters are characterized and not 100% tested.


2. See t_{OE} spec in "AC Read Characteristics" on page 6.

Toggle Bit Waveforms⁽¹⁾⁽²⁾⁽³⁾




- Notes: 1. Toggling either \overline{OE} or \overline{CE} or both \overline{OE} and \overline{CE} will operate toggle bit. The t_{OEHP} specification must be met by the toggling input(s).
 - 2. Beginning and ending state of I/O6 will vary.
 - 3. Any address location may be used but the address should not vary.

Software Product Identification Entry⁽¹⁾



Software Product Identification Exit⁽¹⁾



- Notes: 1. Data Format: I/O15 I/O8 (Don't Care); I/O7 I/O0 (Hex); Address Format: A15 A0 (Hex); A15 (Don't Care).
 - 2. A1 A15 = V_{IL}.


Manufacturer Code is read for $A0 = V_{IL}$; Device Code is read for $A0 = V_{IH}$.

- 3. The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- 5. Manufacturer Code: 001FH Device Code: 0087H





Boot Block Lockout Enable Algorithm⁽¹⁾



- Notes: 1. Data Format: I/O15 I/O8 (Don't Care); I/O7 I/O0 (Hex); Address Format: A15 A0 (Hex); A15 (Don't Care).
 - 2. Boot Block Lockout feature enabled.

| t _{ACC} | ACC ICC (MA) | | | | |
|------------------|--------------|---------|-----------------|---------|------------------------------|
| (ns) | Active | Standby | Ordering Code | Package | Operation Range |
| 55 | 25 | 0.04 | AT49LV1024-55VC | 40V | Commercial (0° to 70°C) |
| 70 | 25 | 0.04 | AT49LV1024-70VC | 40V | Commercial (0° to 70°C) |
| 90 | 25 | 0.04 | AT49LV1024-90VC | 40V | Commercial (0° to 70°C) |
| | 25 | 0.13 | AT49LV1024-90VI | 40V | Industrial (-40° to 85°C) |

AT49LV1024 Ordering Information

AT49LV1025 Ordering Information


| t _{ACC} (ns) | l _{CC} (mA) | | | | |
|--------------------------|----------------------|---------|-----------------|---------|------------------------------|
| | Active | Standby | Ordering Code | Package | Operation Range |
| 55 | 25 | 0.04 | AT49LV1025-55JC | 44J | Commercial (0° to 70°C) |
| 70 | 25 | 0.04 | AT49LV1025-70JC | 44J | Commercial (0° to 70°C) |
| 90 | 25 | 0.04 | AT49LV1025-90JC | 44J | Commercial (0° to 70°C) |
| | 25 | 0.13 | AT49LV1025-90JI | 44J | Industrial (-40° to 85°C) |

| Package Type | | | | |
|--------------|--|--|--|--|
| 40V | 40-lead, Thin Small Outline Package (VSOP) (10 mm x 14 mm) | | | |
| 44J | 44-lead, Plastic, J-leaded Chip Carrier Package (PLCC) | | | |





Packaging Information





Atmel Headquarters

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL (408) 441-0311 FAX (408) 487-2600

Europe

Atmel SarL Route des Arsenaux 41 Casa Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500

Asia

Atmel Asia, Ltd. Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

Japan

Atmel Japan K.K. 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

Atmel Product Operations

Atmel Colorado Springs 1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL (719) 576-3300 FAX (719) 540-1759

Atmel Grenoble

Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France TEL (33) 4-7658-3000 FAX (33) 4-7658-3480

Atmel Heilbronn

Theresienstrasse 2 POB 3535 D-74025 Heilbronn, Germany TEL (49) 71 31 67 25 94 FAX (49) 71 31 67 24 23

Atmel Nantes

La Chantrerie BP 70602 44306 Nantes Cedex 3, France TEL (33) 0 2 40 18 18 18 FAX (33) 0 2 40 18 19 60

Atmel Rousset

Zone Industrielle 13106 Rousset Cedex, France TEL (33) 4-4253-6000 FAX (33) 4-4253-6001

Atmel Smart Card ICs

Scottish Enterprise Technology Park East Kilbride, Scotland G75 0QR TEL (44) 1355-357-000 FAX (44) 1355-242-743

> *Fax-on-Demand* North America: 1-(800) 292-8635 International: 1-(408) 441-0732

e-mail literature@atmel.com

Web Site http://www.atmel.com

BBS 1-(408) 436-4309

© Atmel Corporation 2001.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Marks marks bearing [®] and/or [™] are registered trademarks and trademarks of Atmel Corporation.

Terms and product names in this document may be trademarks of others

