


Pin Descriptions

| Pin Name | Pin Number | Function |
|----------|------------|---|
| VIN | 1, 2 | Input Voltage. |
| EN | 3 | Enable Input, Active High. |
| ss | 4 | Soft-Start Adjust. An external capacitor connected to this pin will set the ramp-up time of VOUT. |
| PG | 5 | Power Good. Open-drain output to indicate when the switch is fully enhanced. |
| DIS | 6 | Output Discharge. An external resistor between DIS and VOUT sets the discharge rate at VOUT when EN goes low. |
| VOUT | 7, 8 | Output Voltage. This pin connects to the Source of the N-channel MOSFET. |
| GND | PAD | Ground. |

Functional Block Diagram





Absolute Maximum Ratings (@TA = +25°C, unless otherwise specified.) (Note 4)

| Symbol | Parameter | Parameter | | |
|---------------------|---|----------------------------|-------------|------|
| ESD HBM | Human Body ESD Protection | | 2000 | V |
| ESD MM | Machine Model ESD Protection | | 200 | V |
| V _{IN} | Input Voltage | | 6.0 | V |
| V _{OUT} | Output Voltage | | 6.0 | V |
| V _{EN} | Enable Voltage | | 6.0 | V |
| ΙL | Load Current | 4.0 | А | |
| T _{J(max)} | Maximum Junction Temperature | | +125 | °C |
| T _{ST} | Storage Temperature | | -55 to +150 | °C |
| | D | (Note 5) | 0.35 | |
| P _D | Power Dissipation | Power Dissipation (Note 6) | | W |
| _ | | (Note 5) | 290 | |
| R _{θJA} | Thermal Resistance, Junction to Ambient | (Note 6) | 71 | °C/W |
| R _{θJC} | Thermal Resistance, Junction to Case | | 8.5 | °C/W |

Notes:

- 4. Stresses greater than the 'Absolute Maximum Ratings' specified above may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions exceeding those indicated in this specification is not implied. Device reliability may be affected by exposure to absolute maximum rating conditions for extended periods of time.
- 5. For a device surface mounted on minimum recommended pad layout, in still air conditions; the device is measured when operating in a steady state condition.
- 6. For a device surface mounted on 25mm by 25mm by 1.6mm FR4 PCB with high coverage of single sided 2oz copper, in still air conditions; the device is measured when operating in a steady state condition.

Recommended Operating Conditions (@T_A = +25°C, unless otherwise specified.)

| Symbol | Parameter | Min | Max | Units |
|-----------------|-------------------------------|-----|-----|-------|
| V _{IN} | Input Voltage Range | 1.5 | 5.5 | ٧ |
| V _{EN} | Enable Voltage Range | 0 | 5.5 | V |
| V_{PG} | Power Good Voltage Range | 0 | 5.5 | V |
| T _A | Operating Ambient Temperature | -40 | +85 | °C |



| | V _{IN} = 5.0V | | | | | | | |
|----------------------|-----------------------------------|--|-----|------|------|------|--|--|
| Symbol | Parameters | Conditions | Min | Тур | Max | Unit | | |
| I _{IN_Q} | Input Quiescent Current | V _{EN} = V _{IN} , I _{OUT} = 0A | _ | 21 | 35 | μΑ | | |
| I _{IN_SD} | Input Shutdown Current | $V_{EN} = 0V$, $I_{OUT} = 0A$, $R_{DIS} = 240\Omega$ | _ | 0.05 | 0.5 | μΑ | | |
| R _{DS(ON)} | Load Switch On-Resistance | V _{EN} = V _{IN} , I _{OUT} = −1A | _ | 16 | 21 | mΩ | | |
| $V_{\text{IH_EN}}$ | EN Input Logic High Voltage | _ | 1.0 | _ | - | V | | |
| $V_{IL_{_}EN}$ | EN Input Logic Low Voltage | _ | _ | _ | 0.5 | ٧ | | |
| I _{LEAK_EN} | EN Input Leakage | V _{EN} = V _{IN} | _ | - | 0.1 | μA | | |
| R _{DS_DIS} | Discharge FET On-Resistance | V _{EN} = 0V, I _{DIS} = 10mA | _ | 4 | 6 | Ω | | |
| V_{OL_PG} | Power Good Output Low Level | $I_{OL_PG} = 100\mu A$, $V_{EN} = 0V$ | _ | _ | 0.2 | V | | |
| I _{OZ_PG} | Power Good High-Impedance Current | $V_{PG} = V_{IN}, V_{EN} = V_{IN}$ | _ | - | 0.05 | μΑ | | |
| t _{RISE} | Output Rise Time | $R_L = 10\Omega$, $C_{SS} = 10$ nF | _ | 130 | _ | μs | | |
| toN | Output Turn-ON Delay Time | $R_L = 10\Omega$, $C_{SS} = 10$ nF | _ | 90 | _ | μs | | |
| t _{FALL} | Output Fall Time | R_L = Open, R_{DIS} = 240 Ω , C_{SS} = 10nF | _ | 55 | _ | μs | | |
| t _{OFF} | Output Turn-OFF Delay Time | R_L = Open, R_{DIS} = 240 Ω , C_{SS} = 10nF | _ | 21 | _ | μs | | |
| t _D | Output Start Delay Time | $R_L = 10\Omega$, $C_{SS} = 10$ nF (Note 7) | _ | 20 | _ | μs | | |
| t _{PG} | Power Good Delay Time | $R_L = 10\Omega$, $C_{SS} = 10$ nF | _ | 410 | _ | μs | | |

| | V _{IN} = 3.3V | | | | | | | |
|----------------------|-----------------------------------|---|-----|------|------|------|--|--|
| Symbol | Parameters | Conditions | Min | Тур | Max | Unit | | |
| I _{IN_Q} | Input Quiescent Current | $V_{EN} = V_{IN}, I_{OUT} = 0A$ | - | 13 | 23 | μΑ | | |
| I _{IN_SD} | Input Shutdown Current | $V_{EN} = 0V$, $I_{OUT} = 0A$, $R_{DIS} = 240\Omega$ | - | 0.04 | 0.2 | μA | | |
| R _{DS(ON)} | Load Switch On-Resistance | V _{EN} = V _{IN} , I _{OUT} = -1A | _ | 17 | 22 | mΩ | | |
| V _{IH_EN} | EN Input Logic High Voltage | - | 1.0 | _ | _ | V | | |
| V _{IL_EN} | EN Input Logic Low Voltage | - | _ | _ | 0.5 | V | | |
| I _{LEAK_EN} | EN Input Leakage | V _{EN} = V _{IN} | _ | _ | 0.1 | μA | | |
| R _{DS_DIS} | Discharge FET On-Resistance | V _{EN} = 0V, I _{DIS} = 10mA | _ | 5 | 8 | Ω | | |
| V _{OL_PG} | Power Good Output Low Level | I _{OL_PG} = 100μA, V _{EN} = 0V | _ | _ | 0.2 | V | | |
| I _{OZ_PG} | Power Good High-Impedance Current | V _{PG} = V _{IN} , V _{EN} = V _{IN} | _ | _ | 0.05 | μA | | |
| t _{RISE} | Output Rise Time | R _L = 10Ω, C _{SS} = 10nF | _ | 130 | _ | μs | | |
| ton | Output Turn-ON Delay Time | R _L = 10Ω, C _{SS} = 10nF | _ | 90 | _ | μs | | |
| t _{FALL} | Output Fall Time | R_L = Open, R_{DIS} = 240 Ω , C_{SS} = 10nF | _ | 55 | _ | μs | | |
| t _{OFF} | Output Turn-OFF Delay Time | R_L = Open, R_{DIS} = 240 Ω , C_{SS} = 10nF | _ | 21 | _ | μs | | |
| t _D | Output Start Delay Time | $R_L = 10\Omega$, $C_{SS} = 10$ nF (Note 7) | _ | 25 | _ | μs | | |
| tpg | Power Good Delay Time | $R_L = 10\Omega$, $C_{SS} = 10$ nF | _ | 340 | _ | μs | | |



Electrical Characteristics (Cont. @ $T_A = +25^{\circ}C$, $C_{IN} = 1\mu F$, $C_L = 100nF$, unless otherwise specified.)


| | $V_{IN} = 2.5V$ | | | | | | | |
|----------------------|-----------------------------------|--|-----|------|------|------|--|--|
| Symbol | Parameters | Conditions | Min | Тур | Max | Unit | | |
| I _{IN_Q} | Input Quiescent Current | $V_{EN} = V_{IN}, I_{OUT} = 0A$ | _ | 11 | 19 | μΑ | | |
| I _{IN_SD} | Input Shutdown Current | $V_{EN} = 0V$, $I_{OUT} = 0A$, $R_{DIS} = 240\Omega$ | _ | 0.04 | 0.2 | μΑ | | |
| R _{DS(ON)} | Load Switch On-Resistance | V _{EN} = V _{IN} , I _{OUT} = -1A | _ | 19 | 24 | mΩ | | |
| V _{IH_EN} | EN Input Logic High Voltage | _ | 1.0 | _ | _ | V | | |
| V _{IL_EN} | EN Input Logic Low Voltage | _ | _ | _ | 0.5 | V | | |
| I _{LEAK_EN} | EN Input Leakage | V _{EN} = V _{IN} | _ | _ | 0.1 | μA | | |
| R _{DS_DIS} | Discharge FET On-Resistance | V _{EN} = 0V, I _{DIS} = 10mA | _ | 6 | 9 | Ω | | |
| V _{OL_PG} | Power Good Output Low Level | I _{OL_PG} = 100μA, V _{EN} = 0V | _ | _ | 0.2 | V | | |
| I _{OZ_PG} | Power Good High-Impedance Current | $V_{PG} = V_{IN}, V_{EN} = V_{IN}$ | _ | _ | 0.05 | μΑ | | |
| t _{RISE} | Output Rise Time | R _L = 10Ω, C _{SS} = 10nF | _ | 125 | _ | μs | | |
| ton | Output Turn-ON Delay Time | R _L = 10Ω, C _{SS} = 10nF | _ | 95 | _ | μs | | |
| t _{FALL} | Output Fall Time | R_L = Open, R_{DIS} = 240 Ω , C_{SS} = 10nF | _ | 56 | _ | μs | | |
| t _{OFF} | Output Turn-OFF Delay Time | R_L = Open, R_{DIS} = 240 Ω , C_{SS} = 10nF | - | 21 | _ | μs | | |
| t _D | Output Start Delay Time | $R_L = 10\Omega$, $C_{SS} = 10$ nF (Note 7) | _ | 30 | _ | μs | | |
| t _{PG} | Power Good Delay Time | $R_L = 10\Omega$, $C_{SS} = 10$ nF | _ | 310 | _ | μs | | |


| | V _{IN} = 1.8V | | | | | | | |
|----------------------|-----------------------------------|---|-----|------|------|------|--|--|
| Symbol | Parameters | Conditions | Min | Тур | Max | Unit | | |
| I _{IN_Q} | Input Quiescent Current | V _{EN} = V _{IN} , I _{OUT} = 0A | - | 9 | 16 | μΑ | | |
| I _{IN_SD} | Input Shutdown Current | $V_{EN} = 0V$, $I_{OUT} = 0A$, $R_{DIS} = 240\Omega$ | _ | 0.03 | 0.2 | μA | | |
| R _{DS(ON)} | Load Switch On-Resistance | V _{EN} = V _{IN} , I _{OUT} = −1A | _ | 22 | 28 | mΩ | | |
| V _{IH_EN} | EN Input Logic High Voltage | - | 0.9 | _ | - | V | | |
| V _{IL_EN} | EN Input Logic Low Voltage | - | - | _ | 0.4 | V | | |
| I _{LEAK_EN} | EN Input Leakage | V _{EN} = V _{IN} | - | _ | 0.1 | μA | | |
| R _{DS_DIS} | Discharge FET On-Resistance | V _{EN} = 0V, I _{DIS} = 10mA | - | 8 | 12 | Ω | | |
| V _{OL_PG} | Power Good Output Low Level | I _{OL_PG} = 100μA, V _{EN} = 0V | - | _ | 0.2 | V | | |
| l _{OZ_PG} | Power Good High-Impedance Current | V _{PG} = V _{IN} , V _{EN} = V _{IN} | - | _ | 0.05 | μA | | |
| t _{RISE} | Output Rise Time | $R_L = 10\Omega$, $C_{SS} = 10$ nF | - | 130 | _ | μs | | |
| ton | Output Turn-ON Delay Time | $R_L = 10\Omega$, $C_{SS} = 10$ nF | - | 100 | - | μs | | |
| tFALL | Output Fall Time | R_L = Open, R_{DIS} = 240 Ω , C_{SS} = 10nF | - | 56 | - | μs | | |
| t _{OFF} | Output Turn-OFF Delay Time | R_L = Open, R_{DIS} = 240 Ω , C_{SS} = 10nF | _ | 21 | _ | μs | | |
| t _D | Output Start Delay Time | $R_L = 10\Omega$, $C_{SS} = 10$ nF (Note 7) | _ | 40 | _ | μs | | |
| t _{PG} | Power Good Delay Time | $R_L = 10\Omega$, $C_{SS} = 10nF$ | _ | 300 | _ | μs | | |

Note: 7. Guaranteed by design



Test Circuit and ton/toff Waveforms









Performance Characteristics (@T_A = +25°C, V_{IN} = 5V, unless otherwise specified.)


R_{DS(ON)} vs. V_{IN} (I_{OUT}=200mA)




R_{DS(ON)} vs. Ambient Temperature (I_{OUT}=200mA)




Input Quiescent Current vs. VIN




Input Shutdown Current vs. VIN



 $Turn~On~Response~Time \\ (V_{IN}=5V,~T_A=+25^{\circ}C,~R_L=10\Omega,~C_{SS}=10nF,~C_L=1\mu F,~C_{IN}=1\mu F)$



 $Turn~Off~Response~Time\\ (V_{IN}=5V,~T_A=+25^{\circ}C,~R_{DIS}=1k\Omega,~C_{SS}=10nF,~C_L=1\mu F,~C_{IN}=1\mu F)$







Performance Characteristics (Cont. @ T_A = +25°C, V_{IN} = 5V, unless otherwise specified.)


 $Turn~On~Response~Time \\ (V_{IN}=1.5V,~R_L=10\Omega,~C_{SS}=10nF,~C_L=1\mu F,~C_{IN}=1\mu F)$

Turn~Off~Response~Time~ (V_{IN}=1.5V, T_A=+25°C, R_{DIS}=1k\Omega, C_{SS}=10nF, C_L=1μF, C_{IN}=1μF)







 $t_{RISE} \ vs. \ V_{IN}$ $(T_A \! = \! +25^{\circ}C, \ R_L \! = \! 10\Omega, \ C_{SS} \! = \! 10nF, \ C_L \! = \! 1\mu F, \ C_{IN} \! = \! 1\mu F)$




 $t_{D}~vs.~V_{IN}$ $(T_{A}\text{=+}25^{\circ}C,~R_{L}\text{=}10\Omega,~C_{SS}\text{=}10nF,~C_{L}\text{=}1\mu\text{F},~C_{IN}\text{=}1\mu\text{F})$



 $t_{FALL}~vs.~V_{IN} \label{eq:tfall}$ $(T_A \!=\! +25^{\circ}C,~R_{DIS} \!=\! 1k\Omega,~C_{SS} \!=\! 10nF,~C_L \!=\! 1\mu F,~C_{IN} \!=\! 1\mu F)$




 $t_{FALL} \ vs. \ V_{IN}$ $(T_A \! = \! +25^{\circ}C, \, R_{DIS} \! = \! 240\Omega, \, C_{SS} \! = \! 10nF, \, C_L \! = \! 0.1 \mu F, \, C_{IN} \! = \! 1 \mu F)$






Performance Characteristics (Cont. @ $T_A = +25$ °C, $V_{IN} = 5$ V, unless otherwise specified.)

 $t_{ON}~vs.~V_{IN}$ $(T_A\text{=+25°C},~R_L\text{=}10\Omega,~C_{SS}\text{=}10nF,~C_L\text{=}1\mu\text{F},~C_{IN}\text{=}1\mu\text{F})$



 $t_{OFF}~vs.~V_{IN}$ $(T_A=+25^{\circ}C,~R_{DIS}=1k\Omega,~C_{SS}=10nF,~C_L=1\mu F,~C_{IN}=1\mu F)$



Application Information

Theory of Operation

The AP22800 is a load switch that can be used to isolate or power-down part of a system in order to reduce power consumption, particularly in battery-powered devices. The NMOS pass element in the AP22800 is turned on when EN pin is pulled high. This enables the internal charge pump, which then increases the voltage on the SS pin and provides an overdrive on the gate of the N-channel pass switch.

When the voltage on the gate of the pass switch is around 1.6 times greater than VIN, power is deemed to be good, and the Power Good (PG) output is pulled high via an external pull-up resistor. The rise-time of the switch is controlled by the value of the capacitor on the SS pin.

When EN is pulled low, the NMOS pass switch turns off and isolates VOUT from VIN. In addition, PG is pulled to ground to indicate that the power is no longer good. The DIS pin keeps VOUT grounded while EN is low. The fall time on VOUT is largely controlled by the value of the discharge resistor and the capacitance on the output.

Input and Output Voltage

The Input Voltage (VIN) should be between 1.5V and 5.5V. With the switch activated, the Output Voltage (VOUT) will be the input voltage minus the voltage drop across the device.

Enable

The GPIO compatible EN input allows the output current to be switched on and off. A high signal (switch on) should be at least 1V, and a low signal (switch off) no higher than 0.5V. The EN pin should not be left floating. It is advisable to hold EN low when applying or removing power.

Power Good

The PG output is an open drain output that indicates when the pass switch is enhanced enough to deliver current to the load. When the gate voltage rises to VIN \times 1.6, PG is pulled high via the external pull-up resistor. For example, if $V_{IN} = 5V$, then PG goes high when the gate voltage of the pass switch reaches 8V, thus, providing an overdrive of 3V. PG is pulled low when power is deemed not to be good.

PG can be pulled up to any voltage to a maximum of 5.5V, although it is recommended to utilize VOUT with a resistor greater than $50k\Omega$. The advantage of pulling up PG to VOUT is that when EN is low, VOUT is also grounded. Thus, no power is wasted in the pull-up resistor.

If this feature is not required, then PG pin can be left floating.

Input and Output Capacitors

The input and output capacitors should be placed as close to VIN and VOUT pins as possible. The output capacitor should not be greater than the input capacitor, otherwise, current may flow backwards through the device after turn off. Typically, a 10μ F input capacitor and a 1μ F output capacitor should be placed close to VIN and VOUT pins.



Application Information (Cont.)

For heavier loads, it is recommended that the VIN and VOUT trace lengths be kept to a minimum. In addition, a bulk capacitor (≥ 10µF) may also be placed close to the VOUT pin. If using a bulk capacitor on VOUT, it is important to control the inrush current by choosing an appropriate soft-start time in order to minimize the droop on the input supply.

Adjustable Slew Rate/Soft-Start

The SS pin allows the output ramp time of the switch to be controlled using an external capacitor (C_{SS}). The capacitor voltage rises to approximately twice the value of VIN. Table 1 shows typical rise times (in µs) associated with various timing capacitors at different VIN values.

| Output Voltage Rise Time (in μs) Measured at +25°C Using 0805 X7R 10% 25V Ceramic Capacitors | | | | | | | |
|---|--------------------------------|-------|-------|-------|--|--|--|
| V _{IN} | V _{IN} 1.8V 2.5V 3.3V | | | | | | |
| V _{SS} C _{SS} | 3.5V | 4.8V | 6.4V | 9.7V | | | |
| 470pF | 6.9 | 7.0 | 7.1 | 7.3 | | | |
| 1nF | 12.0 | 12.1 | 12.3 | 14.3 | | | |
| 10nF | 120 | 127 | 135 | 145 | | | |
| 47nF | 626 | 636 | 652 | 692 | | | |
| 100nF | 1305 | 1320 | 1340 | 1420 | | | |
| 470nF | 6320 | 6400 | 6660 | 7020 | | | |
| 1000nF | 13400 | 13040 | 13120 | 13800 | | | |

Table 1. Timing Capacitors and Rise Times

Extra capacitance will allow further increase in rise time if desired. The timing capacitor should have a breakdown voltage of at least 25V to allow for a high voltage on this pin.

Adjustable Discharge

When EN goes low, VOUT is discharged to ground through the discharge resistor (R_{DIS}). The discharge/fall time on VOUT is largely controlled by R_{DIS} and by the output capacitor. The data in Table 2 shows typical fall times associated with various discharge resistors with $C_L = 1\mu F$, for different values of V_{IN} .

| 1206 250mW 1% | | Fall Time (in ms) Measured at +25°C, with C_L = 1 μ F, R_L = Open | | | | |
|------------------------|-------|---|-------|-------|--|--|
| Discharge Resistor (Ω) | 1.8V | 2.5V | 3.3V | 5V | | |
| 100 | 0.25 | 0.26 | 0.26 | 0.27 | | |
| 470 | 1.07 | 1.09 | 1.12 | 1.18 | | |
| 1000 | 2.28 | 2.32 | 2.40 | 2.54 | | |
| 4700 | 10.42 | 10.65 | 10.90 | 11.50 | | |
| 10000 | 23.33 | 24.30 | 24.50 | 25.05 | | |

Table 2. Discharge Resistors and Output Voltage Fall Times



Board Layout and Thermal Considerations

Due to the high current capacity of the load switch, PCB layout needs to ensure good thermal distribution during operation. The top and bottom of AP22800EV1, the evaluation board for the AP22800, can be seen below.




Figure 1. PCB Copper Layout & Silk Screen - Top




Figure 2. PCB Copper Layout & Silk Screen - Bottom

Thermal vias are used directly underneath the chip to help distribute the heat from the device. The ground plane on the underside of the board effectively acts as a large heatsink. The widths of the tracks carrying VIN and VOUT are kept wide. Vias are also distributed around the board to aid thermal conduction and to ensure a consistent potential, particularly around the ground connections of the capacitors. All capacitors used are located as close as possible to the AP22800 to minimize any parasitic effects.

The maximum junction temperature of the AP22800 is $+125^{\circ}$ C. To ensure that this is not exceeded, the following equation can be used to give an approximation of junction temperature. Temperature readings taken with a thermal camera can also give a good approximation of power dissipation with the use of this equation. The board layout has a major influence on the parameter θ_{JA} .

$$T_I = T_A + (\theta_{IA} \times P_D)$$

where, T_I = Junction temperature (°C)

 T_A = Ambient temperature (°C)


 θ_{IA} = Junction to ambient thermal impedance (°C/W)

 P_D = Power dissipation (voltage drop across device × output current) (W)

AP22800 Document number: DS36046 Rev. 3 - 2 11 of 14 www.diodes.com



Ordering Information



| Part Number | Package Code | Packaging | 7" Tape | and Reel |
|-------------|--------------|------------------------|------------------|--------------------|
| Fait Number | Fackage Code | ode Packaging Quantity | | Part Number Suffix |
| AP22800HB-7 | НВ | U-DFN2116-8 | 3000/Tape & Reel | -7 |

Marking Information

U-DFN2116-8

(Top View)



XX: Identification Code

Y: Year: 0~9

W: Week: A~Z:1~26 Week; a~z:27~52 Week;z Represents

52 and 53 Week X: Internal Code


| Part Number | Package | Identification Code | |
|-------------|-------------|---------------------|--|
| AP22800HB-7 | U-DFN2116-8 | WA | |



Package Outline Dimensions (All dimensions in mm.)

Please see AP02002 at http://www.diodes.com/datasheets/ap02002.pdf for the latest version.

(1) Package Type: U-DFN2116-8




| | U-DFN2116-8 | | | | | | |
|-----|----------------------|-------|-------|--|--|--|--|
| Dim | Тур | | | | | | |
| Α | 0.545 | 0.605 | 0.575 | | | | |
| A1 | 0.000 | 0.050 | 0.020 | | | | |
| А3 | - | - | 0.130 | | | | |
| b | 0.200 | 0.300 | 0.250 | | | | |
| D | 2.050 | 2.175 | 2.100 | | | | |
| D2 | 1.600 | 1.800 | 1.700 | | | | |
| Е | 1.550 | 1.675 | 1.600 | | | | |
| E2 | 0.300 | 0.500 | 0.400 | | | | |
| е | - | - | 0.500 | | | | |
| L | 0.275 | 0.375 | 0.325 | | | | |
| Z | - | - | 0.175 | | | | |
| All | All Dimensions in mm | | | | | | |

Suggested Pad Layout

Please see AP02001 at http://www.diodes.com/datasheets/ap02001.pdf for the latest version.

(1) Package Type: U-DFN2116-8



| Dimensions | Value (in mm) |
|------------|------------------|
| С | 0.500 |
| X | 0.300 |
| X1 | 1.750 |
| X2 | 1.800 |
| Y | 0.600 |
| Y1 | 0.450 |
| Y2 | 2.050 |



IMPORTANT NOTICE

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages.

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel. Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes Incorporated.

LIFE SUPPORT

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

- A. Life support devices or systems are devices or systems which:
 - 1. are intended to implant into the body, or
 - 2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.
- B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2015, Diodes Incorporated

www.diodes.com