$\begin{array}{l} \textbf{ADG511/ADG512/ADG513} \textbf{--SPECIFICATIONS}^1 \\ \textbf{Dual Supply} (v_{\text{DD}} = +5 \ \text{V} \pm 10\%, \ v_{\text{SS}} = -5 \ \text{V} \pm 10\%, \ \text{GND} = 0 \ \text{V}, \ \text{unless otherwise noted}) \end{array}$

	B Versions -40°C to		T Version -55°C to			
Parameter	25°C	+85°C	25°C	+125°C	Unit	Test Conditions/Comments
ANALOG SWITCH						
Analog Signal Range		V _{DD} to V _{SS}		V_{DD} to V_{SS}	V	
R _{ON}	30		30		Ω typ	$V_D = \pm 3.5 \text{ V}, I_S = -10 \text{ mA};$
		50		50	Ω max	V_{DD} = +4.5 V, V_{SS} = -4.5 V
LEAKAGE CURRENTS						$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$
Source OFF Leakage I _S (OFF)	±0.025		±0.025		nA typ	$V_D = \pm 4.5 \text{ V}, V_S = \mp 4.5 \text{ V};$
	±0.1	± 2.5	±0.1	± 2.5	nA max	Test Circuit 2
Drain OFF Leakage I _D (OFF)	±0.025		±0.025		nA typ	$V_{\rm D} = \pm 4.5 \text{ V}, V_{\rm S} = \pm 4.5 \text{ V};$
	±0.1	± 2.5	±0.1	± 2.5	nA max	Test Circuit 2
Channel ON Leakage I _D , I _S (ON)	±0.05		±0.05		nA typ	$V_{\rm D} = V_{\rm S} = \pm 4.5 \text{ V};$
	±0.2	±5	±0.2	±5	nA max	Test Circuit 3
DIGITAL INPUTS						
Input High Voltage, V _{INH}		2.4		2.4	V min	
Input Low Voltage, V _{INL}		0.8		0.8	V max	
Input Current						
I _{INL} or I _{INH}	0.005		0.005		μA typ	$V_{IN} = V_{INL}$ or V_{INH}
		± 0.1		± 0.1	μA max	
DYNAMIC CHARACTERISTICS ²						
t _{on}	200		200		ns typ	$R_{\rm L} = 300 \ \Omega. \ C_{\rm L} = 35 \ pF;$
CON	200	375	200	375	ns max	$V_8 = \pm 3 V$; Test Circuit 4
t _{OFF}	120	5.5	120	5.5	ns typ	$R_L = 300 \Omega$. $C_L = 35 pF;$
-011	-	150	-	150	ns max	$V_8 = \pm 3 V$; Test Circuit 4
Break-Before-Make Time	100		100		ns typ	$R_{\rm L} = 300 \Omega, C_{\rm L} = 35 \rm pF;$
Delay, t _D (ADG513 Only)						$V_{S1} = V_{S2} = 3 V$; Test Circuit 5
Charge Injection	11		11		pC typ	$V_{S} = 0 V, R_{S} = 0 \Omega, C_{L} = 10 nF;$
						Test Circuit 6
OFF Isolation	68		68		dB typ	$R_L = 50 \Omega, C_L = 5 pF, f = 1 MHz;$
						Test Circuit 7
Channel-to-Channel Crosstalk	85		85		dB typ	$R_L = 50 \Omega, C_L = 5 pF, f = 1 MHz;$
						Test Circuit 8
C_{s} (OFF)	9		9		pF typ	f = 1 MHz
$C_{\rm D}$ (OFF)	9		9		pF typ	f = 1 MHz
$C_D, C_S (ON)$	35		35		pF typ	f = 1 MHz
POWER REQUIREMENTS						
V _{DD}		+4.5/5.5		+4.5/5.5	V min/max	
V _{ss}		-4.5/-5.5		-4.5/-5.5	V min/max	
I _{DD}	0.0001	_	0.0001	_	μA typ	$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$
		1		1	μA max	Digital Inputs = 0 V or 5 V
I _{SS}	0.0001		0.0001		μA typ	
		1		1	μA max	

NOTES

¹Temperature ranges are as follows: B Versions –40°C to +85°C; T Version –55°C to +125°C.

²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

Single Supply ($V_{DD} = 5 V \pm 10\%$, $V_{SS} = 0 V$, GND = 0 V, unless otherwise noted)

	B Versions -40°C to		T Version -55°C to			
Parameter	25°C	-40°C to +85°C	25°C	-33 C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH						
Analog Signal Range		0 V to V_{DD}		0 V to V_{DD}	V	
R _{ON}	45		45		Ωtyp	$V_{\rm D}$ = 3.5 V, $I_{\rm S}$ = -10 mA;
		75		75	Ω max	$V_{DD} = 4.5 V$
LEAKAGE CURRENTS						$V_{DD} = 5.5 V$
Source OFF Leakage I _S (OFF)	±0.025		±0.025		nA typ	$V_D = 4.5/1 \text{ V}, V_S = 1/4.5 \text{ V};$
	±0.1	± 2.5	±0.1	± 2.5	nA max	Test Circuit 2
Drain OFF Leakage I_D (OFF)	±0.025		±0.025		nA typ	$V_{\rm D} = 4.5/1 \text{ V}, V_{\rm S} = 1/4.5 \text{ V};$
	±0.1	± 2.5	±0.1	± 2.5	nA max	Test Circuit 2
Channel ON Leakage I_D , I_S (ON)	±0.05		±0.05		nA typ	$V_{\rm D} = V_{\rm S} = 4.5 \text{ V/1 V};$
	±0.2	±5	±0.2	±5	nA max	Test Circuit 3
DIGITAL INPUTS						
Input High Voltage, V _{INH}		2.4		2.4	V min	
Input Low Voltage, V _{INL}		0.8		0.8	V max	
Input Current						
I _{INL} or I _{INH}	0.005		0.005		μA typ	$V_{IN} = V_{INL}$ or V_{INH}
		± 0.1		± 0.1	µA max	
DYNAMIC CHARACTERISTICS ²						
t _{ON}	250		250		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$;
		500		500	ns max	$V_s = 2 V$; Test Circuit 4
t _{OFF}	50		50		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$;
		100		100	ns max	$V_s = 2 V$; Test Circuit 4
Break-Before-Make Time	200		200		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$;
Delay, t _D (ADG513 Only)						$V_{S1} = V_{S2} = 2 V$; Test Circuit 5
Charge Injection	16		16		pC typ	$V_{\rm S} = 0 \text{ V}, \text{ R}_{\rm S} = 0 \Omega, \text{ C}_{\rm L} = 10 \text{ nF};$
					15	Test Circuit 6
OFF Isolation	68		68		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; Test Circuit 7
Channel-to-Channel Crosstalk	85		85		dB typ	$R_L = 50 \Omega, C_L = 5 pF, f = 1 MHz;$
Channel-to-Channel Crosstark	65		65		dBtyp	$R_L = 50.22$, $C_L = 5 \text{ pr}$, $1 = 1 \text{ MHZ}$, Test Circuit 8
C _s (OFF)	9		9		pF typ	f = 1 MHz
$C_{\rm D}$ (OFF)	9		9		pF typ	f = 1 MHz
$C_{\rm D}, C_{\rm S}$ (ON)	35		35		pF typ	f = 1 MHz
POWER REQUIREMENTS						
V _{DD}		4.5/5.5		4.5/5.5	V min/max	
I _{DD}	0.0001		0.0001		μA typ	$V_{DD} = 5.5 V$
		1		1	uA max	Digital Inputs = $0 \text{ V or } 5 \text{ V}$

NOTES

¹Temperature ranges are as follows: B Versions –40°C to +85°C; T Version –55°C to +125°C.

²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

ADG511/ADG512/ADG513-SPECIFICATIONS¹

Single Supply ($V_{DD} = 3.3 V \pm 10\%$, $V_{SS} = 0 V$, GND = 0 V, unless otherwise noted)

	B Ve	rsion		
Parameter	25°C	0°C to 70°C	Unit	Test Conditions/Comments
ANALOG SWITCH				
Analog Signal Range		0 V to V_{DD}	V	
R _{ON}	200		Ω typ	$V_D = 1.5 \text{ V}, I_S = -1 \text{ mA};$
		500	Ω max	$V_{DD} = 3 V$
LEAKAGE CURRENTS				V _{DD} = 3.6 V
Source OFF Leakage I _S (OFF)	±0.025		nA typ	$V_D = 2.6/1 \text{ V}, V_S = 1/2.6 \text{ V};$
	±0.1	±2.5	nA max	Test Circuit 2
Drain OFF Leakage I _D (OFF)	±0.025		nA typ	$V_{\rm D} = 2.6/1 \text{ V}, V_{\rm S} = 1/2.6 \text{ V};$
	±0.1	± 2.5	nA max	Test Circuit 2
Channel ON Leakage I _D , I _S (ON)	±0.05		nA typ	$V_D = V_S = 2.6 \text{ V/1 V};$
C D D D	± 0.2	± 5	nA max	Test Circuit 3
DIGITAL INPUTS				
Input High Voltage, V _{INH}		2.4	V min	
Input Low Voltage, V _{INI}		0.8	V max	
Input Current				
I _{INL} or I _{INH}	0.005		μA typ	$V_{IN} = V_{INL}$ or V_{INH}
		± 0.1	μA max	
DYNAMIC CHARACTERISTICS ²				
t _{ON}	600		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$;
		1200	ns max	$V_s = 1 V$; Test Circuit 4
t _{OFF}	100		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$;
		160	ns max	$V_s = 1 V$; Test Circuit 4
Break-Before-Make Time	500		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$;
Delay, t _D (ADG513 Only)				$V_{S1} = V_{S2} = 1$ V; Test Circuit 5
Charge Injection	11		pC typ	$V_{S} = 0 V, R_{S} = 0 \Omega, C_{L} = 10 nF;$
				Test Circuit 6
OFF Isolation	68		dB typ	$R_L = 50 \Omega, C_L = 5 pF, f = 1 MHz;$
	05		10	Test Circuit 7
Channel-to-Channel Crosstalk	85		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$;
C _S (OFF)	9		pF typ	Test Circuit 8 f = 1 MHz
$C_{\rm S}$ (OFF) $C_{\rm D}$ (OFF)	9		pF typ	f = 1 MHz
$C_{\rm D}$ (OII) $C_{\rm D}$, $C_{\rm S}$ (ON)	35		pF typ	f = 1 MHz
POWER REQUIREMENTS			F JF	
V _{DD}		3/3.6	V min/max	
V DD I _{DD}	0.0001	J/J.U	μA typ	$V_{DD} = 3.6 V$
-DD	0.0001	1	μA typ μA max	$V_{DD} = 3.0 V$ Digital Inputs = 0 V or 3 V

NOTES ¹Temperature range is as follows: B Version –40°C to +85°C.

²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS¹

 $(T_A = +25^{\circ}C \text{ unless otherwise noted})$

(TA 25 C diffete field)
V_{DD} to V_{SS}
V_{DD} to GND $\hdots0.3$ V to +25 V
V_{SS} to GND \ldots
Analog, Digital Inputs ² $V_{SS} - 2 V$ to $V_{DD} + 2 V$ or
30 mA, Whichever Occurs First
Continuous Current, S or D 30 mA
Peak Current, S or D 100 mA
(Pulsed at 1 ms, 10% Duty Cycle max)
Operating Temperature Range
Industrial (B Version)
Extended (T Version)
Storage Temperature Range
Junction Temperature 150°C
Cerdip Package, Power Dissipation 900 mW
θ_{JA} Thermal Impedance
Lead Temperature, Soldering (10 sec) 300°C

Plastic Package, Power Dissipation	. 470 mW
θ_{IA} Thermal Impedance	117°C/W
Lead Temperature, Soldering (10 sec)	260°C
SOIC Package, Power Dissipation	. 600 mW
θ_{IA} Thermal Impedance	. 77°C/W
Lead Temperature, Soldering	
Vapor Phase (60 sec)	215°C
Infrared (15 sec)	220°C

NOTES

¹Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

²Overvoltages at IN, S or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG511/ADG512/ADG513 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



ORDERING GUIDE

Model ¹	Temperature Range ²	Package Option ³
ADG511BN	-40°C to +85°C	N-16
ADG511BR	-40°C to +85°C	R-16A
ADG511ABR ⁴	-40°C to +85°C	R-16A
ADG511TQ ⁴	–55°C to +125°C	Q-16
ADG512BN	-40° C to $+85^{\circ}$ C	N-16
ADG512BR	-40°C to +85°C	R-16A
ADG512ABR ⁴	-40° C to $+85^{\circ}$ C	R-16A
ADG513BN	-40° C to $+85^{\circ}$ C	N-16
ADG513BR	-40°C to +85°C	R-16A
ADG513ABR ⁴	-40° C to $+85^{\circ}$ C	R-16A

NOTES

¹For availability of MIL-STD-883, Class B processed parts, contact factory.

²3.3 V specifications apply over 0° C to 70° C temperature range.

³N = Plastic DIP; R = 0.15" Small Outline IC (SOIC); Q = Cerdip.

⁴Trench isolated latch-up proof parts. See Trench Isolation section.

PIN CONFIGURATION (DIP/SOIC)

IN1 D1 V _{SS} GND S4 D4 IN4	2 3 4 5 6 7	ADG511 ADG512 ADG513 TOP VIEW (Not to Scale)	15 14 13 12	IN2 D2 S2 V _{DD} NC S3 D3 IN3
	NC	= NO CONNE	CT	

Truth Table (ADG511/ADG512)

ADG511 In	ADG512 In	Switch Condition
0	1	ON
1	0	OFF


Truth Table (ADG513)

Logic	Switch 1, 4	Switch 2, 3
0	OFF	ON
1	ON	OFF


TERMINOLOGY

V _{DD}	Most Positive Power Supply Potential.
V _{SS}	Most Negative Power Supply Potential in dual supplies. In single supply applications, it may be connected to GND.
GND	Ground (0 V) Reference.
S	Source Terminal. May be an input or output.
D	Drain Terminal. May be an input or output.
IN	Logic Control Input.
R _{ON}	Ohmic Resistance between D and S.
I _S (OFF)	Source Leakage Current with the switch "OFF."
I _D (OFF)	Drain Leakage Current with the switch "OFF."
$I_D, I_S (ON)$	Channel Leakage Current with the switch "ON."
$V_{\rm D}$ (V _S)	Analog Voltage on terminals D, S.
C _S (OFF)	"OFF" Switch Source Capacitance.
C _D (OFF)	"OFF" Switch Drain Capacitance.
$C_D, C_S(ON)$	"ON" Switch Capacitance.
t _{ON}	Delay between applying the digital control input and the output switching on.
t _{OFF}	Delay between applying the digital control input and the output switching off.
t _D	"OFF" or "ON" time measured between the 90% points of both switches when switching from one address state to another.
Crosstalk	A measure of unwanted signal which is coupled through from one channel to another as a result of parasitic capacitance.
Off Isolation	A measure of unwanted signal coupling through an "OFF" switch.
Charge Injection	A measure of the glitch impulse transferred from the digital input to the analog output during switching.


Typical Performance Characteristics-ADG511/ADG512/ADG513




TPC 1. On Resistance as a Function of V_D (V_S) Dual Supplies




TPC 2. On Resistance as a Function of $V_{\rm D}$ (V_{\rm S}) for Different Temperatures




TPC 3. On Resistance as a Function of $V_{\rm D}$ (V_s) Single Supply




TPC 4. Supply Current vs. Input Switching Frequency




TPC 5. Leakage Currents as a Function of Temperature



TPC 6. Off Isolation vs. Frequency



TPC 7. Leakage Currents as a Function of V_D (V_S)



TPC 8. Crosstalk vs. Frequency

APPLICATION

Figure 1 illustrates a precise sample-and-hold circuit. An AD845 is used as the input buffer while the output operational amplifier is an OP07. During the track mode, SW1 is closed and the output V_{OUT} follows the input signal V_{IN} . In the hold mode, SW1 is opened and the signal is held by the hold capacitor C_{H} .

Due to switch and capacitor leakage, the voltage on the hold capacitor will decrease with time. The ADG511/ADG512/ADG513 minimizes this droop due to its low leakage specifications. The droop rate is further minimized by the use of a polystyrene hold capacitor. The droop rate for the circuit shown is typically 15 μ V/ μ s.

A second switch, SW2, which operates in parallel with SW1, is included in this circuit to reduce pedestal error. Since both switches will be at the same potential, they will have a differential effect on the op amp OP07, which will minimize charge injection effects. Pedestal error is also reduced by the compensation network R_C and C_C . This compensation network also reduces the hold time glitch while optimizing the acquisition time. Using the illustrated op amps and component values, the pedestal error has a maximum value of 5 mV over the ±3 V input range. The acquisition time is 2.5 µs while the settling time is 1.85 µs.




Figure 1. Accurate Sample-and-Hold

TRENCH ISOLATION

The MOS devices that make up the ADG511A/ADG512A/ ADG513A are isolated from each other by an oxide layer (trench) (see Figure 2). When the NMOS and PMOS devices are not electrically isolated from each other, there exists the possibility of "latch-up" caused by parasitic junctions between CMOS transistors. Latch-up is caused when P-N junctions that are normally reverse biased, become forward biased, causing large currents to flow. This can be destructive.

CMOS devices are normally isolated from each other by *Junction Isolation*. In Junction Isolation the N and P wells of the CMOS transistors form a diode that is reverse biased under normal operation. However, during overvoltage conditions, this diode becomes forward biased. A Silicon-Controlled Rectifier (SCR)type circuit is formed by the two transistors, causing a significant amplification of the current that, in turn, leads to latch-up. With Trench Isolation, this diode is removed; the result is a latch-up-proof circuit.






Figure 2. Trench Isolation

Test Circuits







Test Circuit 1. On Resistance

Test Circuit 2. Off Leakage


Test Circuit 3. On Leakage




Test Circuit 4. Switching Times




Test Circuit 5. Break-Before-Make Time Delay



Test Circuit 6. Charge Injection






Test Circuit 8. Channel-to-Channel Crosstalk

Test Circuit 7. Off Isolation

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).



REV. C Downloaded from Arrow.com.

ADG511/ADG512/ADG513-Revision History

Location

Data Sheet changed from REV. B to REV. C.
Changes to Specifications table, Dual Supply, and Notes: "T Versions" made singular
Changes to Specifications table, Single Supply, and Notes: "T Versions" made singular
Change to Ordering Guide: Removed one line

Page