TABLE OF CONTENTS

REVISION HISTORY

5/16—Rev. C to Rev. D

Change CP-8-2 to CP-8-13 and CP-16-3 to CP-16-21 ..Throughout
Changes to Figure 1 and Figure 2 1
Updated Outline Dimensions 14
Changes to Ordering Guide 14

5/12—Rev. B to Rev. C

Added Exposed Pat Notation to Figure 1 and Figure 2 1
Changes to Table 4 and Figure 4 5
Added Exposed Pad Notation to Outline Dimensions 14
Changes to Ordering Guide 14

12/07—Rev. A to Rev. B

Changes to Applications 1
Updated Outline Dimensions 14
Changes to Ordering Guide 14

4/05—Rev. 0 to Rev. A

Added ADA4850-1 ..... Universal
Added 8-Lead LFCSP ..... Universal
Changes to Features 1
Changes to General Description 1
Changes to Figure 3 1
Changes to Table 1 3
Changes to Table 2 4
Changes to Power-Down Pins Section and Table 5 13
Updated Outline Dimensions 14
Changes to Ordering Guide 14

2/05—Revision 0: Initial Version

SPECIFICATIONS

SPECIFICATIONS WITH +3 V SUPPLY

T_A = 25°C, R_F = 0 Ω for G = +1, R_F = 1 kΩ for G > +1, R_L = 1 kΩ, unless otherwise noted.

Table 1.

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
DYNAMIC PERFORMANCE					
−3 dB Bandwidth	G = +1, V_O = 0.1 V p-p		160		MHz
	G = +2, V_O = 0.5 V p-p, R_L = 150 Ω		45		MHz
Bandwidth for 0.1 dB Flatness	G = +2, V_O = 0.5 V p-p, R_L = 150 Ω		14		MHz
Slew Rate	G = +2, V_O = 1 V step		110		V/µs
Settling Time to 0.1%	G = +2, V_O = 1 V step, R_L = 150 Ω		80		ns
NOISE/DISTORTION PERFORMANCE					
Harmonic Distortion (dBc) HD2/HD3	f_C = 1 MHz, V_O = 2 V p-p, G = +3, R_L = 150 Ω		−72/−77		dBc
Input Voltage Noise	f = 100 kHz		10		nV/√Hz
Input Current Noise	f = 100 kHz		2.5		pA/√Hz
Differential Gain	G = +3, NTSC, R_L = 150 Ω, V_O = 2 V p-p		0.2		%
Differential Phase	G = +3, NTSC, R_L = 150 Ω, V_O = 2 V p-p		0.2		Degrees
DC PERFORMANCE					
Input Offset Voltage			0.6	4.1	mV
Input Offset Voltage Drift			4		µV/°C
Input Bias Current			2.4	4.4	µA
Input Bias Current Drift			4		nA/°C
Input Bias Offset Current			30		nA
Open-Loop Gain	V_O = 0.25 V to 0.75 V	78	100		dB
INPUT CHARACTERISTICS					
Input Resistance	Differential/common-mode		0.5/5.0		MΩ
Input Capacitance			1.2		pF
Input Common-Mode Voltage Range			−0.2 to +0.8		V
Input Overdrive Recovery Time (Rise/Fall)	V_{IN} = +3.5 V to −0.5 V, G = +1		60/50		ns
Common-Mode Rejection Ratio	V_{CM} = 0.5 V	−76	−108		dB
POWER-DOWN					
Power-Down Input Voltage	Power-down ADA4850-1/ADA4850-2		<0.7/<0.6		V
	Enabled ADA4850-1/ADA4850-2		>0.8/>1.7		V
Turn-Off Time			0.7		µs
Turn-On Time			60		ns
Power-Down Bias Current/ Power Down Pin					
Enabled	Power-down = 3 V		37	55	µA
Power-Down	Power-down = 0 V		0.01	0.2	µA
OUTPUT CHARACTERISTICS					
Output Overdrive Recovery Time (Rise/Fall)	V_{IN} = +0.7 V to −0.1 V, G = +5		70/100		ns
Output Voltage Swing		0.06 to 2.83	0.03 to 2.92		V
Short-Circuit Current	Sinking/sourcing		105/74		mA
POWER SUPPLY					
Operating Range[1]		2.7		6	V
Quiescent Current/Amplifier			2.4	2.8	mA
Quiescent Current (Power-Down)/Amplifier			15	150	nA
Positive Power Supply Rejection	$+V_S$ = +3 V to +4 V, $−V_S$ = 0 V	−83	−100		dB
Negative Power Supply Rejection	$+V_S$ = +3 V, $−V_S$ = 0 V to −1 V	−83	−102		dB

[1] For operation on bipolar supplies, see the Operating the ADA4850-1/ADA4850-2 on Bipolar Supplies section.

SPECIFICATIONS WITH +5 V SUPPLY

T_A = 25°C, R_F = 0 Ω for G = +1, R_F = 1 kΩ for G > +1, R_L = 1 kΩ, unless otherwise noted.

Table 2.

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
DYNAMIC PERFORMANCE					
−3 dB Bandwidth	G = +1, V_O = 0.1 V p-p		175		MHz
	G = +1, V_O = 0.5 V p-p		110		MHz
Bandwidth for 0.1 dB Flatness	G = +2, V_O = 1.4 V p-p, R_L = 150 Ω		9		MHz
Slew Rate	G = +2, V_O = 4 V step		220		V/µs
	G = +2, V_O = 2 V step		160		V/µs
Settling Time to 0.1%	G = +2, V_O = 1 V step, R_L = 150 Ω		85		ns
NOISE/DISTORTION PERFORMANCE					
Harmonic Distortion (dBc) HD2/HD3	f_C = 1 MHz, V_O = 2 V p-p, G = +2, R_L = 150 Ω		−81/−86		dBc
Input Voltage Noise	f = 100 kHz		10		nV/√Hz
Input Current Noise	f = 100 kHz		2.5		pA/√Hz
Differential Gain	G = +3, NTSC, R_L = 150 Ω		0.12		%
Differential Phase	G = +3, NTSC, R_L = 150 Ω		0.09		Degrees
Crosstalk (RTI)–ADA4850-2	f = 4.5 MHz, R_L = 150 Ω, V_O = 2 V p-p		60		dB
DC PERFORMANCE					
Input Offset Voltage			0.6	4.2	mV
Input Offset Voltage Drift			4		µV/°C
Input Bias Current			2.3	4.2	µA
Input Bias Current Drift			4		nA/°C
Input Bias Offset Current			30		nA
Open-Loop Gain	V_O = 2.25 V to 2.75 V	83	105		dB
INPUT CHARACTERISTICS					
Input Resistance	Differential/common-mode		0.5/5.0		MΩ
Input Capacitance			1.2		pF
Input Common-Mode Voltage Range			−0.2 to +2.8		V
Input Overdrive Recovery Time (Rise/Fall)	V_{IN} = +5.5 V to −0.5 V, G = +1		50/40		ns
Common-Mode Rejection Ratio	V_{CM} = 2.0 V	−85	−110		dB
POWER-DOWN					
Power-Down Input Voltage	Power-down ADA4850-1/ADA4850-2		<0.7/<0.6		V
	Enabled ADA4850-1/ADA4850-2		>0.8/>1.7		V
Turn-Off Time			0.7		µs
Turn-On Time			50		ns
Power-Down Bias Current/Power Down Pin					
Enabled	Power-down = 5 V		0.05	0.13	mA
Power-Down	Power-down = 0 V		0.02	0.2	µA
OUTPUT CHARACTERISTICS					
Output Overdrive Recovery Time (Rise/Fall)	V_{IN} = +1.1 V to −0.1 V, G = +5		60/70		ns
Output Voltage Swing		0.14 to 4.83	0.07 to 4.92		V
Short-Circuit Current	Sinking/sourcing		118/94		mA
POWER SUPPLY					
Operating Range[1]		2.7		6	V
Quiescent Current/Amplifier			2.5	2.9	mA
Quiescent Current (Power-Down)/Amplifier			15	150	nA
Positive Power Supply Rejection	$+V_S$ = +5 V to +6 V, $−V_S$ = 0 V	−84	−100		dB
Negative Power Supply Rejection	$+V_S$ = +5 V, $−V_S$ = −0 V to −1 V	−84	−102		dB

[1] For operation on bipolar supplies, see the Operating the ADA4850-1/ADA4850-2 on Bipolar Supplies section.

ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
Supply Voltage	12.6 V
Power Dissipation	See Figure 4
Power Down Pin Voltage	($-V_S$ + 6) V
Common-Mode Input Voltage Range	($-V_S$ – 0.5) V to (+V_S + 0.5) V
Differential Input Voltage Range	+V_S to –V_S
Storage Temperature Range	–65°C to +125°C
Operating Temperature Range	–40°C to +125°C
Lead Temperature Range (Soldering 10 sec)	300°C
Junction Temperature	150°C

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

θ_{JA} is specified for the worst-case conditions, that is, θ_{JA} is specified for the device soldered in the circuit board for surface-mount packages.

Table 4.

Package Type	θ_{JA}	Unit
16-Lead LFCSP	72.8	°C/W
8-Lead LFCSP	80	°C/W

Maximum Power Dissipation

The maximum safe power dissipation for the ADA4850-1/ADA4850-2 is limited by the associated rise in junction temperature (T_J) on the die. At approximately 150°C, which is the glass transition temperature, the plastic changes its properties. Even temporarily exceeding this temperature limit may change the stresses that the package exerts on the die, permanently shifting the parametric performance of the ADA4850-1/ADA4850-2. Exceeding a junction temperature of 150°C for an extended period of time can result in changes in silicon devices, potentially causing degradation or loss of functionality.

The power dissipated in the package (P_D) is the sum of the quiescent power dissipation and the power dissipated in the die due to the ADA4850-1/ADA4850-2 drive at the output. The quiescent power is the voltage between the supply pins (V_S) times the quiescent current (I_S).

$$P_D = Quiescent\ Power + (Total\ Drive\ Power - Load\ Power)$$

$$P_D = (V_S \times I_S) + \left(\frac{V_S}{2} \times \frac{V_{OUT}}{R_L}\right) - \frac{{V_{OUT}}^2}{R_L}$$

Consider rms output voltages. If R_L is referenced to $-V_S$, as in single-supply operation, the total drive power is $V_S \times I_{OUT}$. If the rms signal levels are indeterminate, consider the worst case, when $V_{OUT} = V_S/4$ for R_L to midsupply.

$$P_D = (V_S \times I_S) + \frac{(V_S/4)^2}{R_L}$$

In single-supply operation with R_L referenced to $-V_S$, the worst case is $V_{OUT} = V_S/2$.

Airflow increases heat dissipation, effectively reducing θ_{JA}. In addition, more metal directly in contact with the package leads and exposed paddle from metal traces through holes, ground, and power planes reduce θ_{JA}.

Figure 4 shows the maximum safe power dissipation in the package vs. the ambient temperature for the LFCSP (91°C/W) package on a JEDEC standard 4-layer board. θ_{JA} values are approximations.



Figure 4. Maximum Power Dissipation vs. Temperature for a 4-Layer Board

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

TYPICAL PERFORMANCE CHARACTERISTICS

T_A = 25°C, R_F = 0 Ω for G = +1, R_F = 1 kΩ for G > +1, R_L = 1 kΩ, unless otherwise noted.



Figure 5. Small Signal Frequency Response for Various Gains



Figure 6. Small Signal Frequency Response for Various Loads



Figure 7. Small Signal Frequency Response for Various Supplies



Figure 8. Small Signal Frequency Response for Various Capacitor Loads



Figure 9. 0.1 dB Flatness Response



Figure 10. Large Frequency Response for Various Loads



Figure 11. Small Signal Frequency Response for Various Temperatures



Figure 14. Slew Rate vs. Output Voltage



Figure 12. Small Signal Frequency Response for Various Temperatures



Figure 15. Supply Current vs. Power-Down Voltage



Figure 13. Open-Loop Gain and Phase vs. Frequency



Figure 16. Crosstalk vs. Frequency



Figure 17. Harmonic Distortion vs. Frequency for Various Loads



Figure 18. Harmonic Distortion vs. Frequency for Various V_{OUT}



Figure 19. Small Signal Transient Response for Various Supplies



Figure 20. Small Signal Transient Response for Capacitive Load



Figure 21. Large Signal Transient Response



Figure 22. Large Signal Transient Response for Various Supplies



Figure 23. Enable/Disable Time



Figure 24. Input Overdrive Recovery



Figure 25. Output Overdrive Recovery



Figure 26. Voltage Noise vs. Frequency



Figure 27. Current Noise vs. Frequency



Figure 28. Input Offset Voltage Distribution



Figure 29. Input Offset Voltage vs. Common-Mode Voltage



Figure 32. Input Bias Current vs. Temperature for Various Supplies



Figure 30. Output Saturation Voltage vs. Load Current (Voltage Differential from Rails)



Figure 33. Output Saturation Voltage vs. Temperature (Voltage Differential from Rails)



Figure 31. Power-Down Bias Current vs. Temperature for Various Supplies



Figure 34. Current vs. Temperature for Various Supplies



Figure 35. Power Supply Rejection (PSR) vs. Frequency



Figure 37. Common-Mode Rejection (CMR) vs. Frequency



Figure 36. Input Offset Voltage vs. Temperature for Various Supplies

CIRCUIT DESCRIPTION

The ADA4850-1/ADA4850-2 feature a high slew rate input stage that is a true single-supply topology, capable of sensing signals at or below the negative supply rail. The rail-to-rail output stage can swing to within 80 mV of either supply rail when driving light loads and within 0.17 V when driving 150 Ω. High speed performance is maintained at supply voltages as low as 2.7 V.

HEADROOM AND OVERDRIVE RECOVERY CONSIDERATIONS

Input

The ADA4850-1/ADA4850-2 are designed for use in low voltage systems. To obtain optimum performance, it is useful to understand the behavior of the amplifier as input and output signals approach the headroom limits of the amplifier. The input common-mode voltage range extends 200 mV below the negative supply voltage or ground for single-supply operation to within 2.2 V of the positive supply voltage. Therefore, in a gain of +3, the ADA4850-1/ADA4850-2 can provide full rail-to-rail output swing for supply voltage as low as 3.3 V, assuming the input signal swing is from $-V_S$ (or ground) to 1.1 V.

Exceeding the headroom limit is not a concern for any inverting gain on any supply voltage, as long as the reference voltage at the positive input of the amplifier lies within the input common-mode range of the amplifier.

The input stage sets the headroom limit for signals when the amplifier is used in a gain of +1 for signals approaching the positive rail. For high speed signals, however, there are other considerations. Figure 38 shows −3 dB bandwidth vs. dc input voltage for a unity-gain follower. As the common-mode voltage approaches the positive supply, the bandwidth begins to drop when within 2 V of $+V_S$. This can manifest itself in increased distortion or settling time.



Figure 38. Unity-Gain Follower Bandwidth vs. Frequency for Various Input Common-Mode

Higher frequency signals require more headroom than the lower frequencies to maintain distortion performance. Figure 39 illustrates how the rising edge settling time for the amplifier configured as a unity-gain follower stretches out as the top of a 1 V step input approaches and exceeds the specified input common-mode voltage limit.



Figure 39. Pulse Response, Input Headroom Limits

The recovery time from input voltages 2.2 V or closer to the positive supply is approximately 50 ns, which is limited by the settling artifacts caused by transistors in the input stage coming out of saturation.

The ADA4850-1/ADA4850-2 do not exhibit phase reversal, even for input voltages beyond the voltage supply rails. Going more than 0.6 V beyond the power supplies turns on protection diodes at the input stage, which greatly increase the current draw of the devices.

Output

For signals approaching the negative supply and inverting gain, and high positive gain configurations, the headroom limit is the output stage. The ADA4850-1/ADA4850-2 amplifiers use a common-emitter output stage. This output stage maximizes the available output range, limited by the saturation voltage of the output transistors. The saturation voltage increases with drive current, due to the output transistor collector resistance.

As the saturation point of the output stage is approached, the output signal shows increasing amounts of compression and clipping. As in the input headroom case, higher frequency signals require a bit more headroom than the lower frequency signals.

Output overload recovery is typically within 40 ns after the input of the amplifier is brought to a nonoverloading value.

Figure 40 shows the output recovery transients for the amplifier recovering from a saturated output from the top and bottom supplies to a point at midsupply.



Figure 40. Overload Recovery

OPERATING THE ADA4850-1/ADA4850-2 ON BIPOLAR SUPPLIES

The ADA4850-1/ADA4850-2 can operate on bipolar supplies up to ±5 V. The only restriction is that the voltage between $-V_S$ and the POWER DOWN pin must not exceed 6 V. Voltage differences greater than 6 V can cause permanent damage to the amplifier. For example, when operating on ±5 V supplies, the POWER DOWN pin must not exceed +1 V.

POWER-DOWN PINS

The ADA4850-1/ADA4850-2 feature an ultralow power-down mode that lowers the supply current to less than 150 nA. When a power-down pin is brought to within 0.6 V of the negative supply, the amplifier is powered down. Table 5 outlines the power-down pins functionality. To ensure proper operation, do not leave the power-down pins (PD1, PD2) floating.

Table 5. Power-Down Pins Functionality

	3 V and 5 V	
Supply Voltage	**ADA4850-1**	**ADA4850-2**
Power Down	0 V to 0.7 V	0 V to 0.6 V
Enabled	0.8 to $+V_S$	1.7 V to $+V_S$

OUTLINE DIMENSIONS



Figure 41. 8-Lead Lead Frame Chip Scale Package [LFCSP]
3 mm × 3 mm Body and 0.75 mm Package Height
(CP-8-13)
Dimensions shown in millimeters



Figure 42. 16-Lead Lead Frame Chip Scale Package [LFCSP]
3 mm × 3 mm Body and 0.75 mm Package Height
(CP-16-21)
Dimensions shown in millimeters

ORDERING GUIDE

Model[1]	Temperature Range	Package Description	Package Option	Branding
ADA4850-1YCPZ-RL7	−40°C to +125°C	8-Lead Lead Frame Chip Scale Package [LFCSP]	CP-8-13	HWB
ADA4850-2YCPZ-RL	−40°C to +125°C	16-Lead Lead Frame Chip Scale Package [LFCSP]	CP-16-21	HTB
ADA4850-2YCPZ-RL7	−40°C to +125°C	16-Lead Lead Frame Chip Scale Package [LFCSP]	CP-16-21	HTB
ADA4850-2YCP-EBZ		Evaluation Board for 16-Lead LFCP		

[1] Z = RoHS Compliant Part.