TABLE OF CONTENTS

reatures
Applications1
General Description
Revision History
Specifications
Absolute Maximum Ratings5
Thermal Resistance
ESD Caution5
Pin Configuration and Function Descriptions6
Typical Performance Characteristics
REVISION HISTORY
REVISION HISTORY 10/2017—Rev. B to Rev. C
10/2017—Rev. B to Rev. C Restoration of Table Summary Statement, Specifications Section 3
10/2017—Rev. B to Rev. C Restoration of Table Summary Statement, Specifications Section 3 5/2016—Rev. A to Rev. B
10/2017—Rev. B to Rev. C Restoration of Table Summary Statement, Specifications Section 3 5/2016—Rev. A to Rev. B Changed CP-16-4 to CP-16-23Throughout
10/2017—Rev. B to Rev. C Restoration of Table Summary Statement, Specifications Section 3 5/2016—Rev. A to Rev. B Changed CP-16-4 to CP-16-23
10/2017—Rev. B to Rev. C Restoration of Table Summary Statement, Specifications Section 3 5/2016—Rev. A to Rev. B Changed CP-16-4 to CP-16-23 Throughout Changes to Figure 1 and Figure 2 1 Changes to Table 2, Table 3, and Maximum Power Dissipation
10/2017—Rev. B to Rev. C Restoration of Table Summary Statement, Specifications Section 3 5/2016—Rev. A to Rev. B Changed CP-16-4 to CP-16-23
10/2017—Rev. B to Rev. C Restoration of Table Summary Statement, Specifications Section 3 5/2016—Rev. A to Rev. B Changed CP-16-4 to CP-16-23

Theory of Operation	10
Applications Information	11
Feedback Resistor Selection	11
Power Control Modes of Operation	11
Exposed Thermal Pad Connections	11
Power Line Application	11
Board Layout	12
Power Supply Bypassing	12
Outline Dimensions	13
Ordering Guide	13
8/2012—Rev. 0 to Rev. A	
Added EPAD Notation to Figure 5 and Figure 6	6
Updated Outline Dimensions	13
Changes to Ordering Guifr	13

8/2006—Revision 0: Initial Version

SPECIFICATIONS

 V_{S} = 12 V, ±6 V (@ T_{A} = 25°C, G = +5, R_{I} = 100 $\Omega,$ unless otherwise noted).

Table 1.

Parameter	Test Conditions/Comments	Min T	ур	Max	Unit
DYNAMIC PERFORMANCE					
–3 dB Bandwidth	$G = +5$, $V_{OUT} = 0.1 \text{ V p-p}$, $PD1 = 0$, $PD0 = 0$		90		MHz
	PD1 = 0, PD0 = 1	1	40		MHz
	PD1 = 1, PD0 = 0	1	00		MHz
Slew Rate	$G = +5$, $V_{OUT} = 2 \text{ V p-p}$, $R_{LOAD} = 50 \Omega$, $PD1 = 0$, $PD0 = 0$	8	320		V/µs
	PD1 = 0, PD0 = 1	7	90		V/µs
	PD1 = 1, PD0 = 0	7	'50		V/µs
NOISE/DISTORTION PERFORMANCE					
Distortion (Worst Harmonic)	$f_C = 1 \text{ MHz}, V_{OUT} = 2 \text{ V p-p}, R_{LOAD} = 50 \Omega$				
	PD1 = 0, PD0 = 0	_	-95		dBc
	PD1 = 0, PD0 = 1	_	-88		dBc
	PD1 = 1, PD0 = 0	_	-77		dBc
	$f_C = 10 \text{ MHz}, V_{OUT} = 2 \text{ V p-p}, R_{LOAD} = 50 \Omega$				
	PD1 = 0, PD0 = 0	_	-69		dBc
	PD1 = 0, PD0 = 1	_	-57		dBc
	PD1 = 1, PD0 = 0	_	-47		dBc
	$f_C = 20 \text{ MHz}, V_{OUT} = 2 \text{ V p-p}, R_{LOAD} = 50 \Omega$				
	PD1 = 0, PD0 = 0	_	-50		dBc
	PD1 = 0, PD0 = 1		-42		dBc
	PD1 = 1, PD0 = 0		- 4 2		dBc
Input Voltage Noise	f = 100 kHz	2.85		nV/√Hz	
Input Current Noise	f = 100 kHz		1.8		pA/√Hz
DC PERFORMANCE					
Input Offset Voltage		1			mV
Input Bias Current					
Noninverting Input		_	-2		μΑ
Inverting Input		6			μΑ
Open-Loop Transimpedance			•		μ, τ
open 200p mansimpedance	$R_{LOAD} = 50 \Omega$	1	4		ΜΩ
	$R_{LOAD} = 30 \Omega$		85		ΜΩ
Common-Mode Rejection	TILOAD - TOO 12	-	-62		dB
INPUT CHARACTERISTICS			02		ub ub
Input Resistance	f < 100 kHz	5	500		kΩ
OUTPUT CHARACTERISTICS	1 × 100 KHZ	+	,00		IX22
Single-Ended +Swing	$R_{LOAD} = 50 \Omega$	_	-5.08		V _P
Single-Ended –Swing	$R_{LOAD} = 50 \Omega$		-5.12		V _P
Single-Ended +Swing	$R_{LOAD} = 30 \Omega$ $R_{LOAD} = 100 \Omega$		-5.12 -5.14		V _P
Single-Ended –Swing	$R_{\text{LOAD}} = 100 \Omega$ $R_{\text{LOAD}} = 100 \Omega$		-5.1 4 -5.17		V _P
Differential Swing	$R_{\text{LOAD}} = 100 \Omega$ $R_{\text{LOAD}} = 100 \Omega$		-5.17 20.4		V₽ V p-p
POWER SUPPLY	NLOAD — 100 12	1 2	.0.4		v h-h
Operating Range (Dual Supply)		+25		±6	v
		±2.5		±6	
Operating Range (Single Supply)	DD1 0 DD0 0	+5		+12	V
Supply Current	PD1 = 0, PD0 = 0		7.6		mA/am
	PD1 = 0, PD0 = 1		5.6		mA/am
	PD1 = 1, PD0 = 0		3.9		mA/am
	PD1 = 1, PD0 = 1).65		mA/am

Parameter	Test Conditions/Comments	Min Typ Max	Unit
POWER DOWN PINS			
PD1, PD0 Threshold	Referenced to GND	1.5	V
PD1, PD0 = 0 Pin Bias Current	PD1 or PD0 = 0 V	-0.2	μΑ
PD1, PD0 = 1 Pin Bias Current	PD1 or PD0 = 3 V	70	μΑ
Enable/Disable Time		0.04/	2 μs
Power Supply Rejection Ratio	Positive/Negative	-70/-60	dB

ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
Supply Voltage	
10-Lead MINI_SO_EP	12 V
16-Lead LFCSP	±6V
Power Dissipation	$(T_{JMAX} - T_A)/\theta_{JA}$
Storage Temperature Range	−65°C to +125°C
Operating Temperature Range	−40°C to +85°C
Lead Temperature (Soldering 10 sec)	300°C
Junction Temperature	150°C

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

 θ_{JA} is specified for the worst-case conditions, that is, θ_{JA} is specified for device soldered in circuit board for surface-mount packages.

Table 3.

Package Type	θја	Unit
10-Lead MINI_SO_EP	44	°C/W
16-Lead LFCSP	63	°C/W

Maximum Power Dissipation

The maximum safe power dissipation for the ADA4310-1 is limited by the associated rise in junction temperature (T₁) on the die. At approximately 150°C, which is the glass transition temperature, the plastic changes its properties. Even temporarily exceeding this temperature limit can change the stresses that the

package exerts on the die, permanently shifting the parametric performance of the amplifiers. Exceeding a junction temperature of 150°C for an extended period can result in changes in silicon devices, potentially causing degradation or loss of functionality.

Figure 4 shows the maximum safe power dissipation in the package vs. the ambient temperature for the 10-lead MINI_SO_EP (44°C/W) and for the 16-lead LFCSP (63°C/W) on a JEDEC standard 4-layer board. θ_{JA} values are approximations.




Figure 4. Maximum Power Dissipation vs. Temperature for a 4-Layer Board

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 5. 10-Lead MSOP Pin Configuration

15 NIC 14 +V_S 13 OUT B 16 OUTA NIC 12 NIC -IN A -IN B +IN A 3 10 +IN B GND 4 PD1 ADA4310-1 9 NIC NIC PO NOTES 1. NIC = NO INTERNAL CONNECTION. 2. THE EXPOSED PAD MUST BE CONNECTED TO GND.

Figure 6. 16-Lead LFCSP Pin Configuration

Table 4. 10-Lead MSOP Pin Function Description

Pin No.	Mnemonic	Description
1	+V _S	Positive Power Supply Input
2	NIC	No Internal Connection
3	OUT A	Amplifier A Output
4	−IN A	Amplifier A Inverting Input
5	+IN A	Amplifier A Noninverting Input
6	PD0	Power Dissipation Control
7	PD1	Power Dissipation Control
8	+IN B	Amplifier B Noninverting Input
9	−IN B	Amplifier B Inverting Input
10	OUT B	Amplifier B Output
11 (Exposed Paddle)	GND	Ground (Electrical Connection Required)

Table 5. 16-Lead LFCSP Pin Function Description

Pin No.	Mnemonic	Description		
1, 5, 6, 12, 15	NIC	No Internal Connection		
2	−IN A	Amplifier A Inverting Input		
3	+IN A	Amplifier A Noninverting Input		
4	GND	Ground		
7	-V _S	Negative Power Supply Input		
8	PD0	Power Dissipation Control		
9	PD1	Power Dissipation Control		
10	+IN B	Amplifier B Noninverting Input		
11	−IN B	Amplifier B Inverting Input		
13	OUT B	Amplifier B Output		
14	+Vs	Positive Power Supply Input		
16	OUT A	Amplifier A Output		
17 (Exposed Paddle)	GND	Ground		

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 7. Small Signal Frequency Response for Various Closed-Loop Gains




Figure 8. Small Signal Frequency Response for Various Modes




Figure 9. Open-Loop Transimpedance Gain and Phase vs. Frequency




Figure 10. Harmonic Distortion vs. Frequency




Figure 11. Voltage Noise vs. Frequency




Figure 12. Small Signal Transient Response




Figure 13. Common-Mode Rejection(CMR) vs. Frequency




Figure 14. Power Supply Rejection(PSR) vs. Frequency




Figure 15. Closed-Loop Output Impedance vs. Frequency




Figure 16. Off-Isolation vs. Frequency




Figure 17. Output Impedance vs. Frequency (Disabled)





Figure 18. Power-Down Turn On/Turn Off



Rev. C | Page 9 of 14

THEORY OF OPERATION

The ADA4310-1 is a current feedback amplifier with high output current capability. With a current feedback amplifier, the current into the inverting input is the feedback signal, and the open-loop behavior is that of a transimpedance, $dV_{\text{O}}/dI_{\text{IN}}$ or $T_{\text{Z}}.$

The open-loop transimpedance is analogous to the open-loop voltage gain of a voltage feedback amplifier. Figure 20 shows a simplified model of a current feedback amplifier. Because $R_{\rm IN}$ is proportional to $1/g_{\rm m}$, the equivalent voltage gain is just $T_Z \times g_m$, where g_m is the transconductance of the input stage. Basic analysis of the follower with gain circuit yields

$$\frac{V_O}{V_{IN}} = G \times \frac{T_Z(s)}{T_Z(s) + G \times R_{IN} + R_F}$$

where:

$$G = 1 + \frac{R_F}{R_G}$$

$$R_{IN} = \frac{1}{g_m} \approx 50 \,\Omega$$

Because $G \times R_{IN} \ll R_F$ for low gains, a current feedback amplifier has relatively constant bandwidth vs. gain, the 3 dB point being set when $|T_Z| = R_F$.

Of course, for a real amplifier there are additional poles that contribute excess phase, and there is a value for R_F below which the amplifier is unstable. Tolerance for peaking and desired flatness determines the optimum R_F in each application.




Figure 20. Simplified Block Diagram

APPLICATIONS INFORMATION FEEDBACK RESISTOR SELECTION

The feedback resistor has a direct impact on the closed-loop bandwidth and stability of the current feedback op amp. Reducing the resistance below the recommended value can make the amplifier response peak and even become unstable. Increasing the size of the feedback resistor beyond the recommended value reduces the closed-loop bandwidth. Table 6 provides a convenient reference for quickly determining the feedback and gain resistor values, and the corresponding bandwidth, for common gain configurations. The recommended value of feedback resistor for the ADA4310-1 is 499 Ω .

Table 6. Recommended Values and Frequency Performance¹

Gain	R _F (Ω)	R _G (Ω)	-3 dB SS BW (MHz)
+2	499	499	230
+5	499	124	190
+5	1k	249	125
+10	499	55.4	160
+20	499	26.1	115

¹Conditions: $V_S = \pm 6 \text{ V}$, $T_A = 25$ °C, $R_L = 50 \Omega$, PD1, PD0 = 0,0.

POWER CONTROL MODES OF OPERATION

The ADA4310-1 features four power modes: full power, ¾ power, ½ power, and shutdown. The power modes are controlled by two logic pins, PD0 and PD1. The power-down control pins are compatible with standard 3 V and 5 V CMOS logic. Table 7 shows the various power modes and associated logic states. In the power-down mode, the output of the amplifier goes into a high-impedance state.

Table 7. Power Modes

PD1	PD0	Power Mode	Total Supply Current (mA)	Output Impedance
Low	Low	Full Power	15.2	Low
Low	High	¾ Power	11.2	Low
High	Low	½ Power	7.8	Low
High	High	Power Down	1.3	High

EXPOSED THERMAL PAD CONNECTIONS

The exposed thermal pad on the 10-lead MSOP package is both the reference for the PD pins and the only electrical connection for the negative supply voltage. Therefore, in the 10-lead MSOP package, the ADA4310-1 can only be used on a single supply. The exposed thermal pad MUST be connected to ground. Failure to do so will render the part inoperable.

The 4 mm \times 4 mm 16-lead LFCSP package has dedicated pins for both the positive and negative supplies, and it can be used in either single supply or dual supply applications. There is no electrical connection for the exposed thermal pad. Although the pad could theoretically be connected to any potential, it is still typically connected to ground.

A requirement for both packages is that the thermal pad be connected to a solid plane with low thermal resistance, ensuring adequate heat transfer away from the die and into the board.

POWER LINE APPLICATION

Applications (that is, powerline AV modems) requiring greater than 10 dBm peak power should consider using an external line driver, such as the ADA4310-1. Figure 21 shows an example interface between the TxDAC° output and ADA4310-1 biased for single-supply operation. The TxDAC's peak-to-peak differential output voltage swing should be limited to 2 V p-p, with the ADA4310-1s gain configured to realize the additional voltage gain required by the application. A low-pass filter should be considered to filter the DAC images inherent in the signal reconstruction process. In addition, dc blocking capacitors are required to level-shift the TxDAC's output signal to the common-mode level of the ADA4310-1 (that is, AVDD/2).




Figure 21. TxDAC Output Directly via Center-Tap Transformer

BOARD LAYOUT

As is the case with all high speed applications, careful attention to printed circuit board layout details prevents associated board parasitics from becoming problematic. Proper RF design technique is mandatory. The PCB should have a ground plane covering all unused portions of the component side of the board to provide a low impedance return path. Removing the ground plane on all layers from the area near the input and output pins reduces stray capacitance, particularly in the area of the inverting inputs. Signal lines connecting the feedback and gain resistors should be as short as possible to minimize the inductance and stray capacitance associated with these traces. Termination resistors and loads should be located as close as possible to their respective inputs and outputs. Input and output traces should be kept as far apart as possible to minimize coupling (crosstalk) though the board. Wherever there are complementary signals, a symmetrical layout should be provided to the extent possible to maximize balanced performance. When running differential signals over a long distance, the traces on the PCB should be close. This reduces the radiated energy and makes the circuit less susceptible to RF interference. Adherence to stripline design techniques for long signal traces (greater than about 1 inch) is recommended.

For more information on high speed board layout, go to www.analog.com and A Practical Guide to High-Speed Printed-Circuit-Board Layout.

POWER SUPPLY BYPASSING

The ADA4310-1 operates on supplies, from +5 V to ± 6 V. The ADA4310-1 circuit should be powered with a well-regulated power supply. Careful attention must be paid to decoupling the power supply. High quality capacitors with low equivalent series resistance (ESR), such as multilayer ceramic capacitors (MLCCs), should be used to minimize supply voltage ripple and power dissipation. In addition, 0.1 µF MLCC decoupling capacitors should be located no more than 1/8-inch away from each of the power supply pins. A large, usually tantalum, 10 µF capacitor is required to provide good decoupling for lower frequency signals and to supply current for fast, large signal changes at the ADA4310-1 outputs. Bypassing capacitors should be laid out in such a manner to keep return currents away from the inputs of the amplifiers. This minimizes any voltage drops that can develop due to ground currents flowing through the ground plane. A large ground plane also provides a low impedance path for the return currents.

OUTLINE DIMENSIONS




Figure 22. 10-Lead Mini Small Outline Package with Exposed Pad [MINI_SO_EP] (RH-10-1) Dimensions shown in millimeters

COMPLIANT TO JEDEC STANDARDS MO-187-BA-T

DETAIL A (JEDEC 95) 4.10 4.00 SQ 0.30 3.90 PIN 1 INDICATOR 0.25 0.65 BSC 2.25 2.10 SQ 1.95 0.70 0.60 0.50 **└** 0.20 MIN TOP VIEW FOR PROPER CONNECTION OF THE EXPOSED PAD, REFER TO THE PIN CONFIGURATION AND FUNCTION DESCRIPTIONS SECTION OF THIS DATA SHEET. 0.75 0.05 MAX 0.70 0.02 NOM COPLANARITY 0.08 SEATING PLANE 0.203 REF COMPLIANT TO JEDEC STANDARDS MO-220-WGGC.

Figure 23. 16-Lead Lead Frame Chip Scale Package [LFCSP] 4 mm × 4 mm Body and 0.75 mm Package Height (CP-16-23) Dimensions shown in millimeters

ORDERING GUIDE

	Temperature		Package	
Model ¹	Package	Package Description	Option	Branding
ADA4310-1ARHZ-RL	-40°C to +85°C	10-Lead Mini Small Outline Package with Exposed Pad [MINI_SO_EP]	RH-10-1	0L
ADA4310-1ARHZ-R7	-40°C to +85°C	10-Lead Mini Small Outline Package with Exposed Pad [MINI_SO_EP]	RH-10-1	0L
ADA4310-1ARHZ	-40°C to +85°C	10-Lead Mini Small Outline Package with Exposed Pad [MINI_SO_EP]	RH-10-1	0L
ADA4310-1ACPZ-RL	-40°C to +85°C	16-Lead Lead Frame Chip Scale Package [LFCSP]	CP-16-23	
ADA4310-1ACPZ-R2	-40°C to +85°C	16-Lead Lead Frame Chip Scale Package [LFCSP]	CP-16-23	
ADA4310-1ACPZ-R7	-40°C to +85°C	16-Lead Lead Frame Chip Scale Package [LFCSP]	CP-16-23	

¹ Z = RoHS Compliant Part.

NOTES