

AD548—SPECIFICATIONS (@ 25°C and $V_S = \pm 15$ V dc unless otherwise noted.)

Parameter	AD548J			AD548K/B			Unit
	Min	Typ	Max	Min	Typ	Max	
INPUT OFFSET VOLTAGE ¹							
Initial Offset		0.75	2.0		0.3	0.5	mV
T _{MIN} to T _{MAX}			3.0/3.0/3.0			0.7/0.8	mV
vs. Temperature			20			5	μV/°C
vs. Supply	80			86			dB
vs. Supply, T _{MIN} to T _{MAX}	76/76/76			80			dB
Long-Term Offset Stability		15			15		μV/Month
INPUT BIAS CURRENT							
Either Input ² , V _{CM} = 0		5	20		3	10	pA
Either Input ² at T _{MAX} , V _{CM} = 0			0.45/1.3/20			0.25/0.65	nA
Max Input Bias Current Over Common-Mode Voltage Range			30			15	pA
Offset Current, V _{CM} = 0		5	10		2	5	pA
Offset Current at T _{MAX}			0.25/0.65/10			0.15/0.35	nA
INPUT IMPEDANCE							
Differential		1 × 10 ¹² 3			1 × 10 ¹² 3		Ω pF
Common Mode		3 × 10 ¹² 3			3 × 10 ¹² 3		Ω pF
INPUT VOLTAGE RANGE							
Differential ³		±20			±20		V
Common Mode	±11	±12		±11	±12		V
Common-Mode Rejection							
V _{CM} = ±10 V	76	90		82	92		dB
T _{MIN} to T _{MAX}	76/76/76	90		82	92		dB
V _{CM} = ±11 V	70	84		76	86		dB
T _{MIN} to T _{MAX}	70/70/70	84		76	86		dB
INPUT VOLTAGE NOISE							
Voltage 0.1 Hz to 10 Hz		2			2		μV p-p
f = 10 Hz		80			80		nV/√Hz
f = 100 Hz		40			40		nV/√Hz
f = 1 kHz		30			30		nV/√Hz
f = 10 kHz		30			30		nV/√Hz
INPUT CURRENT NOISE							
f = 1 kHz		1.8			1.8		fA/√Hz
FREQUENCY RESPONSE							
Unity Gain, Small Signal	0.8	1.0		0.8	1.0		MHz
Full Power Response		30			30		kHz
Slew Rate, Unity Gain	1.0	1.8		1.0	1.8		V/μs
Settling Time to ±0.01%		8			8		μs
OPEN LOOP GAIN							
V _O = ±10 V, R _L ≥ 10 kΩ	300	1000		300	1000		3V/mV
T _{MIN} to T _{MAX} , R _L ≥ 10 kΩ	300/300/300	700		300	700		V/mV
V _O = ±10 V, R _L ≥ 5 kΩ	150	500		150	500		V/mV
T _{MIN} to T _{MAX} , R _L ≥ 5 kΩ	150/150/150	300		150	300		V/mV
OUTPUT CHARACTERISTICS							
Voltage @ R _L ≥ 10 kΩ,	±12	±13		±12	±13		V
T _{MIN} to T _{MAX}	±12/±12/±12			±12			
Voltage @ R _L ≥ 5 kΩ,	±11	±12.3		±11	±12.3		V
T _{MIN} to T _{MAX}	±11/±11/±11			±11			
Short Circuit Current		15			15		mA

SPECIFICATIONS (continued)

	Min	AD548J Typ	Max	Min	AD548K/B Typ	Max	Unit
POWER SUPPLY							
Rated Performance		±15			±15		V
Operating Range	±4.5		±18	±4.5		±18	V
Quiescent Current		170	200		170	200	μA
TEMPERATURE RANGE							
Operating, Rated Performance							
Commercial (0°C to 70°C)		AD548J			AD548K		
Industrial (−40°C to +85°C)		AD548A			AD548B		
Military (−55°C to +125°C)		AD548S					
PACKAGE OPTIONS							
SOIC (R-8)	AD548JR			AD548KR ⁴			
Plastic (N-8)	AD548JN ⁴			AD548KN			
Tape and Reel	AD548JR-REEL			AD548KR-REEL ⁴			

NOTES

¹Input Offset Voltage specifications are guaranteed after five minutes of operation at T_A = 25°C.

²Bias Current specifications are guaranteed maximum at either input after five minutes of operation at T_A = 25°C. For higher temperature, the current doubles every 10°C.

³Defined as voltages between inputs, such that neither exceeds ±10 V from ground.

⁴Not recommended for new designs; obsolete April 2002.

Specifications subject to change without notice.

AD548

ABSOLUTE MAXIMUM RATINGS¹

Supply Voltage	±18 V
Internal Power Dissipation ²	500 mW
Input Voltage ³	±18 V
Output Short Circuit Duration	Indefinite
Differential Input Voltage	+V _S and -V _S
Storage Temperature Range (Q, H)	-65°C to +150°C
(N, R)	-65°C to +125°C
Operating Temperature Range	
AD548J/K	0°C to 70°C
AD548B	-40°C to +85°C
Lead Temperature Range (Soldering 60 sec)	300°C

NOTES


- ¹Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- ²Thermal Characteristics: 8-Pin SOIC Package: $\theta_{JA} = 160^{\circ}\text{C/W}$, $\theta_{JC} = 42^{\circ}\text{C/W}$; 8-Lead Plastic Package: $\theta_{JA} = 90^{\circ}\text{C/W}$.
- ³For supply voltages less than ±18 V, the absolute maximum input voltage is equal to the supply voltage.

CAUTION


ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD548 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




Typical Performance Characteristics—AD548




TPC 1. Input Voltage Range vs. Supply Voltage




TPC 2. Output Voltage Swing vs. Supply Voltage




TPC 3. Output Voltage Swing vs. Load Resistance




TPC 4. Quiescent Current vs. Supply Voltage




TPC 5. Input Bias Current vs. Supply Voltage




TPC 6. Input Bias Current vs. Temperature




TPC 7. Input Bias Current vs. Common-Mode Voltage




TPC 8. Change in Offset Voltage vs. Warm-Up Time




TPC 9. Open-Loop Gain vs. Temperature




TPC 10. Open-Loop Frequency Response




TPC 11. Open-Loop Voltage Gain vs. Supply Voltage




TPC 12. PSRR vs. Frequency




TPC 13. CMRR vs. Frequency




TPC 14. Large Signal Frequency Response




TPC 15. Output Swing and Error Voltage vs. Output Settling Time




TPC 16. Total Harmonic Distortion vs. Frequency




TPC 17. Input Noise Voltage Spectral Density




TPC 18. Total Noise vs. Source Impedance




TPC 19a. Unity Gain Follower




TPC 19b. Unity Gain Follower Pulse Response (Large Signal)




TPC 19c. Unity Gain Follower Pulse Response (Small Signal)



TPC 20a. Utility Gain Inverter



TPC 20b. Utility Gain Inverter Pulse Response (Large Signal)



TPC 20c. Utility Gain Inverter Pulse Response (Small Signal)

APPLICATION NOTES

The AD548 is a JFET-input op amp with a guaranteed maximum I_B of less than 10 pA, and offset and drift laser-trimmed to 0.5 mV and 5 $\mu\text{V}/^\circ\text{C}$, respectively (AD548B). AC specs include 1 MHz bandwidth, 1.8 V/ μs typical slew rate and 8 μs settling time for a 20 V step to $\pm 0.01\%$ —all at a supply current less than 200 μA . To capitalize on the device's performance, a number of error sources should be considered.

The minimal power drain and low offset drift of the AD548 reduce self-heating or "warm-up" effects on input offset voltage, making the AD548 ideal for on/off battery-powered applications. The power dissipation due to the AD548's 200 μA supply current has a negligible effect on input current, but heavy output loading will raise the chip temperature. Since a JFET's input current doubles for every 10°C rise in chip temperature, this can be a noticeable effect.

The amplifier is designed to be functional with power supply voltages as low as ± 4.5 V. It will exhibit a higher input offset voltage than at the rated supply voltage of ± 15 V, due to power supply rejection effects. The common-mode range of the AD548 extends from 3 V more positive than the negative supply to 1 V more negative than the positive supply. Designed to cleanly drive up to 10 k Ω and 100 pF loads, the AD548 will drive a 2 k Ω load with reduced open-loop gain.

OFFSET NULLING

Unlike bipolar input amplifiers, zeroing the input offset voltage of a BiFET op amp will not minimize offset drift. Using balance Pins 1 and 5 to adjust the input offset voltage as shown in Figure 1 will induce an added drift of 0.24 $\mu\text{V}/^\circ\text{C}$ per 100 μV of nulled offset. The low initial offset (0.5 mV) of the AD548B results in only 0.6 $\mu\text{V}/^\circ\text{C}$ of additional drift.




Figure 1. Offset Null Configuration

LAYOUT

To take full advantage of the AD548's 10 pA max input current, parasitic leakages must be kept below an acceptable level. The practical limit of the resistance of epoxy or phenolic circuit board material is between $1 \times 10^{12} \Omega$ and $3 \times 10^{12} \Omega$. This can result in an additional leakage of 5 pA between an input of 0 V and a -15 V supply line. Teflon® or a similar low leakage material (with a resistance exceeding $10^{17} \Omega$) should be used to isolate high impedance input lines from adjacent lines carrying high voltages. The insulator should be kept clean, since contaminants will degrade the surface resistance.

A metal guard completely surrounding the high impedance nodes and driven by a voltage near the common-mode input potential can also be used to reduce some parasitic leakages. The guarding pattern in Figure 2 will reduce parasitic leakage due to finite board surface resistance; but it will not compensate for a low volume resistivity board.

Teflon is a registered trademark of DuPont.

AD548




Figure 2. Board Layout for Guarding Inputs

INPUT PROTECTION

The AD548 is guaranteed to withstand input voltages equal to the power supply potential. Exceeding the negative supply voltage on either input will forward bias the substrate junction of the chip. The induced current may destroy the amplifier due to excess heat.

Input protection is required in applications such as a flame detector in a gas chromatograph, where a very high potential may be applied to the input terminals during a sensor fault condition. Figure 3 shows a simple current limiting scheme that can be used. $R_{PROTECT}$ should be chosen such that the maximum overload current is 1.0 mA (100 k Ω for a 100 V overload, for example).

Exceeding the negative common-mode range on either input terminal causes a phase reversal at the output, forcing the amplifier output to the corresponding high or low state. Exceeding the negative common-mode on both inputs simultaneously forces the output high. Exceeding the positive common-mode range on a single input does not cause a phase reversal, but if both inputs exceed the limit the output will be forced high. In all cases, normal amplifier operation is resumed when input voltages are brought back within the common-mode range.




Figure 3. Input Protection of IV Converter

D/A CONVERTER OUTPUT BUFFER

The circuit in Figure 4 shows the AD548 and AD7545 12-bit CMOS D/A converter in a unipolar binary configuration. V_{OUT} will be equal to V_{REF} attenuated by a factor depending on the digital word. V_{REF} sets the full scale. Overall gain is trimmed by adjusting R_{IN} . The AD548's low input offset voltage, low drift, and clean dynamics make it an attractive low power output buffer.

The input offset voltage of the AD548 output amplifier results in an output error voltage. This error voltage equals the input offset voltage of the op amp times the noise gain of the amplifier.




Figure 4. AD548 Used as DAC Output Amplifier That is:

$$V_{OS \text{ Output}} = V_{OS \text{ Input}} \left(1 + \frac{R_{FB}}{R_O} \right)$$

R_{FB} is the feedback resistor for the op amp, which is internal to the DAC. R_O is the DAC's R-2R ladder output resistance. The value of R_O is code dependent. This has the effect of changing the offset error voltage at the amplifier's output. An output amplifier with a sub millivolt input offset voltage is needed to preserve the linearity of the DAC's transfer function.

The AD548 in this configuration provides a 700 kHz small signal bandwidth and 1.8 V/ μ s typical slew rate. The 33 pF capacitor across the feedback resistor optimizes the circuit's response. The oscilloscope charts in Figures 5 and 6 show small and large signal outputs of the circuit in Figure 4. Upper traces show the input signal V_{IN} . Lower traces are the resulting output voltage with the DAC's digital input set to all 1s. The AD548 settles to $\pm 0.01\%$ for a 20 V input step in 14 μ s.




Figure 5. Response to ± 20 V p-p Reference Square Wave




Figure 6. Response to ± 100 mV p-p Reference Square Wave

PHOTODIODE PREAMP

The performance of the photodiode preamp shown in Figure 7 is enhanced by the AD548's low input current, input voltage offset, and offset voltage drift. The photodiode sources a current proportional to the incident light power on its surface. R_F converts the photodiode current to an output voltage equal to $R_F \times I_S$.




Figure 7.

An error budget illustrating the importance of low amplifier input current, voltage offset, and offset voltage drift to minimize output voltage errors can be developed by considering the equivalent circuit for the small (0.2 mm² area) photodiode shown in Figure 7. The input current results in an error proportional to the feedback resistance used. The amplifier's offset will produce an error proportional to the preamp's noise gain ($1 + R_F/R_{SH}$), where R_{SH} is the photodiode shunt resistance. The amplifier's input current will double with every 10°C rise in temperature, and the photodiode's shunt resistance halves with every 10°C rise. The error budget in Figure 8 assumes a room temperature photodiode R_{SH} of 500 MΩ, and the maximum input current and input offset voltage specs of an AD548C.

TEMP °C	R_{SH} (MΩ)	V_{OS} (μV)	$(1 + R_F/R_{SH}) V_{OS}$	I_B (pA)	$I_B R_F$	TOTAL
-25	15,970	150	151 μV	0.30	30 μV	181 μV
0	2,830	200	207 μV	2.26	262 μV	469 μV
25	500	250	300 μV	10.00	1.0 mV	1.30 mV
50	88.5	300	640 μV	56.6	5.6 mV	6.24 mV
75	15.6	350	2.6 mV	320	32 mV	34.6 mV
85	7.8	370	5.1 mV	640	64 mV	69.1 mV

Figure 8. Photodiode Preamp Errors Over Temperature

The capacitance at the amplifier's negative input (the sum of the photodiode's shunt capacitance, the op amp's differential input capacitance, stray capacitance due to wiring, etc.) will cause a rise in the preamp's noise gain over frequency. This can result in excess noise over the bandwidth of interest. C_F reduces the noise gain "peaking" at the expense of bandwidth.

INSTRUMENTATION AMPLIFIER

The AD548C's maximum input current of 10 pA makes it an excellent building block for the high input impedance instrumentation amplifier shown in Figure 9. Total current drain for this circuit is under 600 μA. This configuration is optimal for conditioning differential voltages from high impedance sources. The overall gain of the circuit is controlled by R_G , resulting in the following transfer function:

$$\frac{V_{OUT}}{V_{IN}} = 1 + \frac{(R_1 + R_2)}{R_G}$$




Figure 9. Low Power Instrumentation Amplifier

Gains of 1 to 100 can be accommodated with gain nonlinearities of less than 0.01%. Input errors, which contribute an output error proportional to in amp gain, include a maximum untrimmed input offset voltage of 0.5 mV and an input offset voltage drift over temperature of 4 μV/°C. Output errors, which are independent of gain, will contribute an additional 0.5 mV offset and 4 μV/°C drift. The maximum input current is 15 pA over the common-mode range, with a common-mode impedance of over $1 \times 10^{12} \Omega$. Resistor pairs R_3/R_5 and R_4/R_6 should be ratio matched to 0.01% to take full advantage of the AD548's high common-mode rejection. Capacitors C_1 and C_1' compensate for peaking in the gain over frequency caused by input capacitance when gains of 1 to 3 are used.

The -3 dB small signal bandwidth for this low power instrumentation amplifier is 700 kHz for a gain of 1 and 10 kHz for a gain of 100. The typical output slew rate is 1.8 V/μs.

LOG RATIO AMPLIFIER

Log ratio amplifiers are useful for a variety of signal conditioning applications, such as linearizing exponential transducer outputs and compressing analog signals having a wide dynamic range. The AD548's picoamp level input current and low input offset voltage make it a good choice for the front-end amplifier of the log ratio circuit shown in Figure 10. This circuit produces an output voltage equal to the log base 10 of the ratio of the input currents I_1 and I_2 . Resistive inputs R_1 and R_2 are provided for voltage inputs.

Input currents I_1 and I_2 set the collector currents of Q_1 and Q_2 , a matched pair of logging transistors. Voltages at points A and B are developed according to the following familiar diode equation:

$$V_{BE} = (kT/q) \ln (I_C / I_{ES})$$

In this equation, k is Boltzmann's constant, T is absolute temperature, q is an electron charge, and I_{ES} is the reverse saturation current of the logging transistors. The difference of these two voltages is taken by the subtractor section and scaled by a factor of approximately 16 by resistors R_9 , R_{10} , and R_8 . Temperature

AD548

compensation is provided by resistors R8 and R15 that have a positive 3500 ppm/°C temperature coefficient. The transfer function for the output voltage is:

$$V_{OUT} = 1V \log_{10} (I_2/I_1)$$

Frequency compensation is provided by R11, R12, C1, and C2. Small signal bandwidth is approximately 300 kHz at input currents above 100 μA and will proportionally decrease with lower signal levels. D1, D2, R13, and R14 compensate for the effects of the two logging transistors' ohmic emitter resistance.

To trim this circuit, set the two input currents to 10 μA and adjust V_{OUT} to zero by adjusting the potentiometer on A3. Then set I_2 to 1 μA and adjust the scale factor such that the output voltage is 1 V by trimming potentiometer R10. Offset adjustment for A1 and A2 is provided to increase the accuracy of the voltage inputs.

This circuit ensures a 1% log conformance error over an input current range of 300 pA to 1 mA, with low level accuracy limited by the AD548's input current. The low level input voltage accuracy of this circuit is limited by the input offset voltage and drift of the AD548.





Figure 10. Log Ratio Amplifier

OUTLINE DIMENSIONS


Plastic Mini-DIP (N) Package

Dimensions shown in inches and (millimeters)



SOIC (R) Package

Dimensions shown in millimeters and (inches)



CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN
COMPLIANT TO JEDEC STANDARDS MS-012 AA

Revision History

Location	Page
Data Sheet changed from REV. C to REV. D.	
Change to SOIC (R-8) Package	11
Edits to FEATURES	1
Deleted TO-99 CONNECTION DIAGRAM	1
Deleted AD548C from SPECIFICATIONS	2
Edits to ABSOLUTE MAXIMUM RATINGS	3
Deleted Metal Can from Figure 22	6
Deleted TO-99 (H) and Cerdip (Q) Packages from OUTLINE DIMENSIONS	8

