




# **Pin Configuration**



# **Pin Description**

Pin #	Pin Name	e Type		Description
1	GND	Power		Ground
2	SYNC_OE	Input	Pullup	Synchronous clock enable. When High, clock outputs follow REF_IN. When low, Q+ outputs are forced low, Q- are forced high
3	IN_SEL	Input	Pulldown	Clock input source selection pin
4.5	REF_IN0+,	T	Pulldown	Differential de de innet 0
4, 5	REF_IN0-	Input	Pullup	Differential clock input 0
6.7	REF_IN1+,	Lanut	Pulldown	Differential algebricans 1
6, 7	REF_IN1-	Input	Pullup	Differential clock input 1
8, 9	NC	-		No connect
10, 13, 18	$V_{DD}$	Power		Power supply
11, 12	Q3-, Q3+	Output		LVPECL output clock 3
14, 15	Q2-, Q2+	Output		LVPECL output clock 2
16, 17	Q1-, Q1+	Output		LVPECL output clock 1
19, 20	Q0-, Q0+	Output		LVPECL output clock 0





# **Function Table**

### Table 1: Clock source input select function

IN_SEL	Function
0	REF_IN0 is the selected reference input
1	REF_IN1 is the selected reference input

### Table 2: SYNC\_OE select function

SYNC_OE	Function
0	All outputs disabled. Q+ disabled low, Q- disabled High.
1	All outputs enabled.

### **Pin Characteristics**

Symbol	Parameter	Min.	Тур.	Max.	Units
R <sub>PULLUP</sub>	Input Pullup Resistor		50		kΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor		75		kΩ

3





# **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested)

Storage Temperature	-55 to +150°C
Supply Voltage to Ground Potential ( $V_{\text{DD}}$ )	0.5 to +4.65V
Inputs (Referenced to GND)0.5	5 to $V_{\rm DD}$ +0.5 $V$
Clock Output (Referenced to GND)0.5	5 to $V_{\rm DD}$ +0.5 $V$
Latch Up	200mA
ESD Protection (Input)2000	V min (HBM)
Junction Temperature	125°C

### Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# **Power Supply Characteristics and Operating Conditions**

Symbol	Parameter	<b>Test Condition</b>	Min.	Тур.	Max.	Units
17	Supply Voltage		3.135		3.465	V
$V_{DD}$	Supply Voltage		2.375		2.625	V
$I_{DD}$	Power Supply Current	Outputs unloaded			90	mA
T <sub>A</sub>	Ambient Operating Temperature		-40		85	°C

### LVCMOS/ LVTTL DC Characteristics

Symbol	Parameter		<b>Test Condition</b>	Min.	Typ.	Max.	Units	
37	Input High Voltage		$V_{\rm DD} = V_{\rm IN} = 3.465 V$	2		V <sub>DD</sub> +0.3	V	
$V_{IH}$			$V_{DD} = V_{IN} = 2.625V$	1.6		V <sub>DD</sub> +0.3	V	
17	Input Low Voltage		$V_{DD} = V_{IN} = 3.465V$	-0.3		0.8	V	
$V_{IL}$			$V_{DD} = V_{IN} = 2.625V$	-0.3		0.6	V	
	Input High Current		OWNER OF	$V_{DD} = V_{IN} = 3.465V$			5	
т		SYNC_OE	$V_{DD} = V_{IN} = 2.625V$			5	μΑ	
$I_{IH}$		INI CEI	$V_{\rm DD} = V_{\rm IN} = 3.465 V$			150		
		IN_SEL	IN_SEL	$V_{\rm DD} = V_{\rm IN} = 2.625 V$			150	μA
		CVNC OF	$V_{DD} = V_{IN} = 3.465V$	-150				
$I_{\text{IL}}$		SYNC_OE	$V_{\rm DD} = V_{\rm IN} = 2.625 V$	-150			μA	
	Input Low Current	INI CEI	$V_{\rm DD} = V_{\rm IN} = 3.465 V$	-5			4	
		IN_SEL -	$V_{\rm DD} = V_{\rm IN} = 2.625 V$	-5			μA	





# DC Electrical Specifications - Differential Inputs

Symbol	Parameter			Min.	Тур.	Max.	Units
T T TT 1	Innut IIiah aumant	REF_IN-	Input = V <sub>DD</sub>			5	μΑ
1 <sub>IH</sub>	Input High current	REF_IN+	$Input = V_{DD}$			150	μΑ
т	I	REF_IN-	Input = GND	-150			μΑ
1 <sub>IL</sub>	Input Low current	REF_IN+	Input = GND	-5			μΑ
V <sub>ID</sub>	Input Differential Amplitude (Vp-p)			0.15		V <sub>DD</sub> -2.0	V
37	Common mode input voltage		REF_IN0	0.5		V <sub>DD</sub> -0.85	V
$V_{CM}$			REF_IN1	1.5		$V_{\scriptscriptstyle DD}$	

# **DC Electrical Specifications- LVPECL Outputs**

Parameter	Description	Conditions	Min.	Тур.	Max.	Units
$V_{OH}$	Output High voltage	$V_{DD} = 3.3V \pm 5\%$	V <sub>DD</sub> -1.4		$V_{\rm DD}$ -0.9	V
		$V_{DD} = 2.5V \pm 5\%$	V <sub>DD</sub> -1.6		$V_{\rm DD}$ -0.8	V
V <sub>OL</sub>	Output Low voltage	$V_{DD} = 3.3V \pm 5\%$	$V_{\mathrm{DD}}$ -2.0		V <sub>DD</sub> -1.6	V
		$V_{DD} = 2.5V \pm 5\%$	$V_{ m DD}$ -2.0		$V_{\rm DD}$ -1.5	V
V <sub>SWING</sub>	Peak to Peak Output Voltage Swing		0.6		1.0	V

# **AC Electrical Specifications - Differential Outputs**

Parameter	Description	Conditions	Min.	Тур.	Max.	Units
F <sub>OUT</sub>	Clock output frequency	LVPECL			1500	MHz
$T_{\rm r}$	Output rise time	From 20% to 80%	300	400	600	ps
$T_{\rm f}$	Output fall time	From 80% to 20%	300	400	600	ps
$T_{ODC}$	Output duty cycle	Frequency<650MHz	48		52	%
V <sub>pp</sub>	Output swing Single-ended	Frequency<650MHz	400			
T <sub>addjitter</sub>	Buffer additive jitter RMS	Using 156.25MHz XO, 0.17ps jitter as source @3.3V		0.05		ps
T <sub>Phasejitter</sub>	Total output jitter RMS	Using 156.25MHz XO, 0.17ps jitter as source @3.3V		0.23		ps
$T_{SK}$	Output Skew	4 outputs devices, outputs in same tank, with same load, at DUT.		40		ps
$T_{PD}$	Propagation Delay			1000		ps
$T_{OD}$	Valid to HiZ				100	ns
T <sub>OE</sub>	HiZ to valid				100	ns

#### Notes:

Downloaded from Arrow.com.

1. This parameter is guaranteed by design






### **Phase Noise Plots**


 $f_{\rm OUT} = 156.25 {\rm MHz}$ 

Output phase noise (Dark Blue) vs Input Phase noise (light blue)

Additive jitter is calculated at 156.25MHz~40fs RMS (12kHz to 20MHz). Additive jitter =  $\sqrt{\text{(Output jitter}^2 - Input jitter}^2)}$ 



### **Configuration Test Load Board Termination for LVPECL**







# **Application Information**

# **Suggest for Unused Inputs and Outputs**

### **LVCMOS Input Control Pins**

It is suggested to add pull-up=4.7k and pull-down=1k for LVCMOS pins even though they have internal pull-up/down but with much higher value (>=50k) for higher reliability design.

### Differential +IN/-IN Input Pins

They can be left floating if not used. Connect them 1k to GND is optional for the additional protection.


#### **Outputs**

All unused outputs are suggested to be left open and not connected to any trace. This can lower the IC power supply power.

# Power Decoupling & Routing

### **VDD Pin Decoupling**


As general design rule, each VDD pin must have a 0.1uF decoupling capacitor. For better decoupling, 1uF can be used. Locating the decoupling capacitor on the component side has better decoupling filter result as shown below.



Placement of Decoupling Caps

#### **Differential Clock Trace Routing**

Always route differential signals symmetrically, make sure there is enough keep-out space to the adjacent trace (>20mil.). In 156.25MHz XO drives IC example, it is better routing differential trace on component side as the following.



IC Routing for XO Drive






Clock timing is the most important component in PCB design, so its trace routing must be planned and routed as a first priority in manual routing. Some good practices are to use minimum vias (total trace vias count <4), use independent layers with good reference plane and keep other signal traces away from clock traces (>20mil.) etc.

### **LVPECL** and **LVDS** Input Interface

#### LVPECL and LVDS DC/ AC Input


LVPECL and LVDS clock input to this IC is connected as shown below.



LVPECL/ LVDS Input

#### **CMOS Clock DC Drive Input**

LVCMOS clock has voltage Voh levels such as 3.3V, 2.5V, 1.8V. CMOS drive requires a Vcm design at the input: Vcm=  $\frac{1}{2}$  (CMOS V) as shown below 7. Rs =22 ~33 $\Omega$  typically.



CMOS DC Input Vcm Design






### **Device LVPECL Output Terminations**

### LVPECL Output Popular Termination


The most popular LVPECL termination is  $150\Omega$  pull-down bias and  $100\Omega$  across at RX side. Please consult ASIC datasheet if it already has  $100\Omega$  or equivalent internal termination. If so, do not connect external  $100\Omega$  across as shown in below. This popular termination's advantage is that it does not allow any bias through from Vcc. This prevents Vcc system noise coupling onto clock trace.



LVPECL Output Popular Termination

### **LVPECL Output Thevenin Termination**

Figure below shows LVPECL output Thevenin termination which is used for shorter trace drive (<5in.), but it takes Vcc bias current and Vcc noise can get onto clock trace. It also requires more component count. So it is seldom used today.




LVPECL Thevenin Output Termination





### **LVPECL Output AC Thevenin Termination**


LVPECL AC Thevenin terminations require a  $150\Omega$  pull-down before the AC coupling capacitor at the source as shown below. Note that pull-up/down resistor value is swapped compared to previous figure. This circuit is good for short trace (<5in.) application only.



LVPECL Output AC Thenvenin Termination

### LVPECL Output Drive HCSL Input

Using the LVPECL output to drive a HCSL input can be done using a typical LVPECL AC Thenvenin termination scheme. Use pull-up/down  $450/60\Omega$  to generate Vcm=0.4V for the HCSL input clock. This termination is equivalent to  $50\Omega$  load as shown.




LVPECL Output Drive HCSL Termination





#### LVPECL Output V\_swing Adjustment


It is suggested to add another cross  $100\Omega$  at TX side to tune the LVPECL output V\_swing without changing the optimal  $150\Omega$  pull-down bias. This form of double termination can reduce the V\_swing in ½ of the original at the RX side. By fine tuning the  $100\Omega$  resistor at the TX side with larger values like 150 to  $200\Omega$ , one can increase the V\_swing by > 1/2 ratio.



LVPECL Output V\_swing Adjustment

#### LVPECL V\_Swing Adjustment using Rs

Another way to control V\_swing is by adding serial Rs. Rs value is tunable between 22 to  $33\Omega$  depending on application. This method may reduce the clock drive PCB trace in slower Tr/Tf.



LVPECL V\_swing Adjustment using Rs

#### **Clock Jitter Definitions**

### Total jitter= RJ + DJ

Random Jitter (RJ) is unpredictable and unbounded timing noise that can fit in a Gaussian math distribution in RMS. RJ test values are directly related with how long or how many test samples are available. Deterministic Jitter (DJ) is timing jitter that is predictable and periodic in fixed interference frequency. Total Jitter (TJ) is the combination of random jitter and deterministic jitter: , where is a factor based on total test sample count. JEDEC std. specifies digital clock TJ in 10k random samples.





#### **Phase Jitter**


Phase noise is short-term random noise attached on the clock carrier and it is a function of the clock offset from the carrier, for example dBc/Hz@10kHz which is phase noise power in 1-Hz normalized bandwidth vs. the carrier power @10kHz offset. Integration of phase noise in plot over a given frequency band yields RMS phase jitter, for example, to specify phase jitter <=1ps at 12k to 20MHz offset band as SONET standard specification.

### PCIe Ref\_CLK Jitter

PCIe reference clock jitter specification requires testing via the PCI-SIG jitter tool, which is regulated by US PCI-SIG organization. The jitter tool has PCIe Serdes embedded filter to calculate the equivalent jitter that relates to data link eye closure. Direct peak-peak jitter or phase jitter test data, normally is higher than jitter measure using PCI-SIG jitter tool. It has high-frequency jitter and low-frequency jitter spec. limit. For more information, please refer to the PCI-SIG website: http://www.pcisig.com/specifications/pciexpress/

#### **Device Thermal Calculation**

Figure below shows the JEDEC thermal model in a 4-layer PCB.



### JEDEC IC Thermal Model

Important factors to influence device operating temperature are:

- 1) The power dissipation from the chip (P\_chip) is after subtracting power dissipation from external loads. Generally it can be the no-load device Idd
- 2) Package type and PCB stack-up structure, for example, 1oz 4 layer board. PCB with more layers and are thicker has better heat dissipation
- 3) Chassis air flow and cooling mechanism. More air flow M/s and adding heat sink on device can reduce device final die junction temperature Tj

The individual device thermal calculation formula:

#### Tj =Ta + Pchip x Ja

#### Tc = Tj - Pchip x Jc

Ja \_\_\_ Package thermal resistance from die to the ambient air in C/W unit; This data is provided in JEDEC model simulation. An air flow of 1m/s will reduce Ja (still air) by  $20\sim30\%$ 

Jc \_\_\_ Package thermal resistance from die to the package case in C/W unit

Tj \_\_\_ Die junction temperature in C (industry limit <125C max.)

Ta \_\_\_ Ambiant air température in C

Tc \_\_\_ Package case temperature in C

Pchip\_\_\_ IC actually consumes power through Iee/GND current





### Thermal calculation example

To calculate Tj and Tc of PI6CV304 in an SOIC-8 package:

Step 1: Go to Diodes web to find Ja=157 C/W, Jc=42 C/W

https://www.diodes.com/design/support/packaging/pericom-packaging/packaging-mechanicals-and-thermal-characteristics/

Step 2: Go to device datasheet to find Idd=40mA max.

		C <sub>L</sub> = 33pF/33MHz	20	
	$C_{L} = 33_{1}$	C <sub>L</sub> = 33pF/66MHz	40	
		C <sub>L</sub> = 22pF/80MHz	35	
IDD	Supply Current	C <sub>L</sub> = 15pF/100MHz	32	m∆
		C <sub>L</sub> = 10pF/125MHz	28	
			C <sub>L</sub> = 10pF/155MHz	41

Step 3: P\_total= 3.3Vx40mA=0.132W

Step 4: If Ta=85C

 $Tj = 85 + Ja \times P_{total} = 85 + 25.9 = 105.7C$ 

 $Tc = Tj + Jc \times P_{total} = 105.7 - 5.54 = 100.1C$ 

#### Note:

The above calculation is directly using Idd current without subtracting the load power, so it is a conservative estimation. For more precise thermal calculation, use P\_unload or P\_chip from device Iee or GND current to calculate Tj, especially for LVPECL buffer ICs that have a  $150\Omega$  pull-down and equivalent  $100\Omega$  differential RX load.

### **Thermal Information**

Symbol	Description	Condition	
$\Theta_{ m JA}$	Junction-to-ambient thermal resistance	Still air	84.0 °C/W
$\Theta_{ m JC}$	Junction-to-case thermal resistance		17.0 °C/W

# **Part Marking**

PI6C4911 504-01LIE YYWWXX

YY: Year

WW: Workweek

1st X: Assembly Code 2nd X: Fab Code


13





# **Packaging Mechanical**

### 20-TSSOP (L)



16-0074

### For latest package info.

 $please\ check: http://www.diodes.com/design/support/packaging/pericom-packaging/packaging-mechanicals-and-thermal-characteristics/pericom-packaging/packaging-mechanicals-and-thermal-characteristics/pericom-packaging/packaging-mechanicals-and-thermal-characteristics/pericom-packaging-packaging-mechanicals-and-thermal-characteristics/pericom-packaging-pa$ 

## **Ordering Information**

Ordering Number	Package Code	Package Description	<b>Operating Temperature</b>
PI6C4911504-01LIEX	L	20-Pin, 173mil Wide (TSSOP)	-40 to 85 °C

#### Notes:

- 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
- 2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
- 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.
- 4. I = Industrial
- 5. E = Pb-free and Green
- 6. X suffix = Tape/Reel





#### **IMPORTANT NOTICE**

- 1. DIODES INCORPORATED AND ITS SUBSIDIARIES ("DIODES") MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO ANY INFORMATION CONTAINED IN THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).
- The Information contained herein is for informational purpose only and is provided only to illustrate the operation of Diodes products described herein and application examples. Diodes does not assume any liability arising out of the application or use of this document or any product described herein. This document is intended for skilled and technically trained engineering customers and users who design with Diodes products. Diodes products may be used to facilitate safety-related applications; however, in all instances customers and users are responsible for (a) selecting the appropriate Diodes products for their applications, (b) evaluating the suitability of the Diodes products for their intended applications, (c) ensuring their applications, which incorporate Diodes products, comply the applicable legal and regulatory requirements as well as safety and functional-safety related standards, and (d) ensuring they design with appropriate safeguards (including testing, validation, quality control techniques, redundancy, malfunction prevention, and appropriate treatment for aging degradation) to minimize the risks associated with their applications.
- 3. Diodes assumes no liability for any application-related information, support, assistance or feedback that may be provided by Diodes from time to time. Any customer or user of this document or products described herein will assume all risks and liabilities associated with such use, and will hold Diodes and all companies whose products are represented herein or on Diodes' websites, harmless against all damages and liabilities.
- 4. Products described herein may be covered by one or more United States, international or foreign patents and pending patent applications. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks and trademark applications. Diodes does not convey any license under any of its intellectual property rights or the rights of any third parties (including third parties whose products and services may be described in this document or on Diodes' website) under this document.
- 5. Diodes products are provided subject to Diodes' Standard Terms and Conditions of Sale (https://www.diodes.com/about/company/terms-and-conditions/terms-and-conditions-of-sales/) or other applicable terms. This document does not alter or expand the applicable warranties provided by Diodes. Diodes does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.
- 6. Diodes products and technology may not be used for or incorporated into any products or systems whose manufacture, use or sale is prohibited under any applicable laws and regulations. Should customers or users use Diodes products in contravention of any applicable laws or regulations, or for any unintended or unauthorized application, customers and users will (a) be solely responsible for any damages, losses or penalties arising in connection therewith or as a result thereof, and (b) indemnify and hold Diodes and its representatives and agents harmless against any and all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim relating to any noncompliance with the applicable laws and regulations, as well as any unintended or unauthorized application.
- 7. While efforts have been made to ensure the information contained in this document is accurate, complete and current, it may contain technical inaccuracies, omissions and typographical errors. Diodes does not warrant that information contained in this document is error-free and Diodes is under no obligation to update or otherwise correct this information. Notwithstanding the foregoing, Diodes reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes.
- 8. Any unauthorized copying, modification, distribution, transmission, display or other use of this document (or any portion hereof) is prohibited. Diodes assumes no responsibility for any losses incurred by the customers or users or any third parties arising from any such unauthorized use.

Copyright © 2021 Diodes Incorporated

www.diodes.com