

TABLE OF CONTENTS

Features	1
Applications	1
Pin Configurations	1
General Description	1
Revision History	2
Specifications	3
Electrical Specifications	3
Absolute Maximum Ratings	6
Thermal Resistance	6
ESD Caution	6
Typical Performance Characteristics	7
Applications	13

REVISION HISTORY

9/08—Rev. C to Rev. D

Changes to Figure 40	14
Changes to Low-Side Current Monitor Section	15
Changes to Figure 42	15

10/07—Rev. B to Rev. C

Updated Format	Universal
Changes to Offset Voltage Drift Condition	3
Changes to Slew Rate Symbol	5
Changes to Figure 8	7
Deleted SPICE Macro-Model Section	13
Updated Outline Dimensions	17
Changes to Ordering Guide	18

3/03—Rev. A to Rev. B

Changes to Features	1
---------------------------	---

Theory of Operation	13
Input Overvoltage Protection	13
Input Offset Voltage	13
Input Common-Mode Voltage Range	13
Capacitive Loading	14
Micropower Reference Voltage Generator	14
Window Comparator	14
Low-Side Current Monitor	15
Low Voltage Half-Wave and Full-Wave Rectifiers	15
Battery-Powered Telephone Headset Amplifier	15
Outline Dimensions	17
Ordering Guide	18

2/03—Rev. 0 to Rev. A

Updated Format	Universal
Deleted OP181	Universal
Updated Package Options	Universal
Deleted OP181 Pin Configurations	1
Deleted Epoxy DIP Pin Configurations	1
Changes to Absolute Maximum Ratings	5
Changes to Ordering Guide	5
Changes to Input Offset Voltage	10
Deleted Former Figure 33	10
Deleted Overdrive Recovery Time Section	11
Deleted Former Figure 36	11
Deleted 8-Lead and 14-Lead Plastic DIP (N-8 and N-14)	
Outline Dimensions	14
Updated Outline Dimensions	14

SPECIFICATIONS

ELECTRICAL SPECIFICATIONS

$V_S = 3.0\text{ V}$, $V_{CM} = 1.5\text{ V}$, $T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 1.

Parameter	Symbol	Condition	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage ¹	V_{OS}	$-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$			1.5	mV
					2.5	mV
Input Bias Current	I_B	$-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$		3	10	nA
Input Offset Current	I_{OS}	$-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$		0.1	7	nA
Input Voltage Range			0		2	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = 0\text{ V to } 2.0\text{ V}$, $-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$	65	95		dB
Large-Signal Voltage Gain	A_{VO}	$R_L = 1\text{ M}\Omega$, $V_O = 0.3\text{ V to } 2.7\text{ V}$	5	13		V/mV
		$-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$	2			V/mV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	$-40^\circ\text{C to } +85^\circ\text{C}$		10		$\mu\text{V}/^\circ\text{C}$
Bias Current Drift	$\Delta I_B/\Delta T$			20		$\text{pA}/^\circ\text{C}$
Offset Current Drift	$\Delta I_{OS}/\Delta T$			2		$\text{pA}/^\circ\text{C}$
OUTPUT CHARACTERISTICS						
Output Voltage High	V_{OH}	$R_L = 100\text{ k}\Omega$ to GND, $-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$	2.925	2.96		V
Output Voltage Low	V_{OL}	$R_L = 100\text{ k}\Omega$ to V+, $-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$		25	75	mV
Short-Circuit Limit	I_{SC}			± 1.1		mA
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_S = 2.7\text{ V to } 12\text{ V}$, $-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$	76	95		dB
Supply Current/Amplifier	I_{SY}	$V_O = 0\text{ V}$		3	4	μA
		$-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$			5	μA
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L = 100\text{ k}\Omega$, $C_L = 50\text{ pF}$		25		V/ms
Turn-On Time		$A_V = 1$, $V_O = 1\text{ V}$		40		μs
		$A_V = 20$, $V_O = 1\text{ V}$		50		μs
Saturation Recovery Time				65		μs
Gain Bandwidth Product	GBP			95		kHz
Phase Margin	ϕ_M			70		Degrees
NOISE PERFORMANCE						
Voltage Noise	e_n p-p	0.1 Hz to 10 Hz		10		$\mu\text{V p-p}$
Voltage Noise Density	e_n	$f = 1\text{ kHz}$		75		$\text{nV}/\sqrt{\text{Hz}}$
Current Noise Density	i_n			<1		$\text{pA}/\sqrt{\text{Hz}}$

¹ V_{OS} is tested under a no load condition.

0P281/0P481

$V_S = 5.0\text{ V}$, $V_{CM} = 2.5\text{ V}$, $T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 2.

Parameter	Symbol	Condition	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage ¹	V_{OS}	$-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$		0.1	1.5	mV
					2.5	mV
Input Bias Current	I_B	$-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$		3	10	nA
Input Offset Current	I_{OS}	$-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$		0.1	7	nA
Input Voltage Range			0		4	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = 0\text{ V to } 4.0\text{ V}$, $-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$	65	90		dB
Large-Signal Voltage Gain	A_{VO}	$R_L = 1\text{ M}\Omega$, $V_O = 0.5\text{ V to } 4.5\text{ V}$	5	15		V/mV
		$-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$	2			V/mV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	$-40^\circ\text{C to } +85^\circ\text{C}$		10		$\mu\text{V}/^\circ\text{C}$
Bias Current Drift	$\Delta I_B/\Delta T$			20		$\text{pA}/^\circ\text{C}$
Offset Current Drift	$\Delta I_{OS}/\Delta T$			2		$\text{pA}/^\circ\text{C}$
OUTPUT CHARACTERISTICS						
Output Voltage High	V_{OH}	$R_L = 100\text{ k}\Omega\text{ to GND}$, $-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$	4.925	4.96		V
Output Voltage Low	V_{OL}	$R_L = 100\text{ k}\Omega\text{ to } V_+$, $-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$		25	75	mV
Short-Circuit Limit	I_{SC}			± 3.5		mA
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_S = 2.7\text{ V to } 12\text{ V}$, $-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$	76	95		dB
Supply Current/Amplifier	I_{SY}	$V_O = 0\text{ V}$		3.2	4	μA
		$-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$			5	μA
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L = 100\text{ k}\Omega$, $C_L = 50\text{ pF}$		27		V/ms
Saturation Recovery Time				120		μs
Gain Bandwidth Product	GBP			100		kHz
Phase Margin	ϕ_M			74		Degrees
NOISE PERFORMANCE						
Voltage Noise	$e_n\text{ p-p}$	0.1 Hz to 10 Hz		10		$\mu\text{V p-p}$
Voltage Noise Density	e_n	$f = 1\text{ kHz}$		75		$\text{nV}/\sqrt{\text{Hz}}$
Current Noise Density	i_n			<1		$\text{pA}/\sqrt{\text{Hz}}$

¹ V_{OS} is tested under a no load condition.

$V_S = \pm 5.0 \text{ V}$, $T_A = +25^\circ\text{C}$, unless otherwise noted.

Table 3.

Parameter	Symbol	Condition	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage ¹	V_{OS}	$-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$		0.1	1.5	mV
Input Bias Current	I_B	$-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$		3	2.5	nA
Input Offset Current	I_{OS}	$-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$		0.1	7	nA
Input Voltage Range			-5		+4	V
Common-Mode Rejection	CMRR	$V_{CM} = -5.0 \text{ V to } +4.0 \text{ V}$, $-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$	65	95		dB
Large-Signal Voltage Gain	A_{VO}	$R_L = 1 \text{ M}\Omega$, $V_O = \pm 4.0 \text{ V}$, $-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$	5	13		V/mV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	$-40^\circ\text{C to } +85^\circ\text{C}$		10		$\mu\text{V}/^\circ\text{C}$
Bias Current Drift	$\Delta I_B/\Delta T$			20		$\text{pA}/^\circ\text{C}$
Offset Current Drift	$\Delta I_{OS}/\Delta T$			2		$\text{pA}/^\circ\text{C}$
OUTPUT CHARACTERISTICS						
Output Voltage Swing	V_O	$R_L = 100 \text{ k}\Omega \text{ to GND}$, $-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$	± 4.925	± 4.98		V
Short-Circuit Limit	I_{SC}			12		mA
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_S = \pm 1.35 \text{ V to } \pm 6 \text{ V}$, $-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$	76	95		dB
Supply Current/Amplifier	I_{SY}	$V_O = 0 \text{ V}$ $-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$		3.3	5	μA
					6	μA
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L = 100 \text{ k}\Omega$, $C_L = 50 \text{ pF}$		28		V/ms
Gain Bandwidth Product	GBP			105		kHz
Phase Margin	ϕ_M			75		Degrees
NOISE PERFORMANCE						
Voltage Noise	$e_n \text{ p-p}$	0.1 Hz to 10 Hz		10		$\mu\text{V p-p}$
Voltage Noise Density	e_n	$f = 1 \text{ kHz}$		85		$\text{nV}/\sqrt{\text{Hz}}$
		$f = 10 \text{ kHz}$		75		$\text{nV}/\sqrt{\text{Hz}}$
Current Noise Density	i_n			<1		$\text{pA}/\sqrt{\text{Hz}}$

¹ V_{OS} is tested under a no load condition.

ABSOLUTE MAXIMUM RATINGS

Table 4.

Parameter	Rating
Supply Voltage	16 V
Input Voltage	GND to $V_S + 10\text{ V}$
Differential Input Voltage	$\pm 3.5\text{ V}$
Output Short-Circuit Duration to GND	Indefinite
Storage Temperature Range	-65°C to $+150^\circ\text{C}$
Operating Temperature Range	-40°C to $+85^\circ\text{C}$
Junction Temperature Range	-65°C to $+150^\circ\text{C}$
Lead Temperature Range (Soldering, 60 sec)	300°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

Table 5. Thermal Resistance

Package Type	θ_{JA}^1	θ_{JC}	Unit
8-Lead SOIC (R Suffix)	158	43	$^\circ\text{C/W}$
8-Lead TSSOP (RU Suffix)	240	43	$^\circ\text{C/W}$
14-Lead SOIC (R Suffix)	120	36	$^\circ\text{C/W}$
14-Lead TSSOP (RU Suffix)	240	43	$^\circ\text{C/W}$

¹ θ_{JA} is specified for the worst-case conditions, that is, θ_{JA} is specified for device soldered in circuit board for TSSOP and SOIC packages.

ESD CAUTION



ESD (electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. Input Offset Voltage Distribution




Figure 8. Input Bias Current vs. Temperature




Figure 6. Input Offset Voltage Distribution




Figure 9. Input Bias Current vs. Common-Mode Voltage




Figure 7. Input Offset Voltage vs. Temperature




Figure 10. Input Offset Current vs. Temperature




Figure 11. Output Voltage to Supply Rail vs. Load Current




Figure 14. Open-Loop Gain and Phase vs. Frequency




Figure 12. Output Voltage to Supply Rail vs. Load Current




Figure 15. Open-Loop Gain and Phase vs. Frequency




Figure 13. Output Voltage to Supply Rail vs. Load Current




Figure 16. Open-Loop Gain and Phase vs. Frequency




Figure 17. Open-Loop Gain and Phase vs. Frequency




Figure 20. CMRR vs. Frequency




Figure 18. Closed-Loop Gain vs. Frequency




Figure 21. PSRR vs. Frequency




Figure 19. Voltage Noise Density vs. Frequency




Figure 22. Small-Signal Overshoot vs. Load Capacitance




Figure 23. Maximum Output Swing vs. Frequency




Figure 26. Supply Current/Amplifier vs. Temperature




Figure 24. Maximum Output Swing vs. Frequency




Figure 27. Supply Current/Amplifier vs. Supply Voltage




Figure 25. Supply Current/Amplifier vs. Temperature




Figure 28. Small-Signal Transient Response




Figure 29. Small-Signal Transient Response




Figure 31. Large-Signal Transient Response




Figure 30. Large-Signal Transient Response




Figure 32. No Phase Reversal




Figure 33. Saturation Recovery Time




Figure 35. Channel Separation vs. Frequency




Figure 34. Saturation Recovery Time

APPLICATIONS

THEORY OF OPERATION

The OPx81 family of op amps is comprised of extremely low powered, rail-to-rail output amplifiers, requiring less than 4 μA of quiescent current per amplifier. Many other competitors' devices may be advertised as low supply current amplifiers but draw significantly more current as the outputs of these devices are driven to a supply rail. The supply current of the OPx81 remains under 4 μA even when the output is driven to either supply rail. Supply currents should meet the specification as long as the inputs and outputs remain within the range of the power supplies.

Figure 36 shows a simplified schematic of a single channel for the OPx81. A bipolar differential pair is used in the input stage. PNP transistors are used to allow the input stage to remain linear with the common-mode range extending to ground. This is an important consideration for single-supply applications. The bipolar front end also contributes less noise than a MOS front end with only nanoamps of bias currents. The output of the op amp consists of a pair of CMOS transistors in a common source configuration. This setup allows the output of the amplifier to swing to within millivolts of either supply rail. The headroom required by the output stage is limited by the amount of current being driven into the load. The lower the output current, the closer the output can go to either supply rail. Figure 11, Figure 12, and Figure 13 show the output voltage headroom vs. the load current. This behavior is typical of rail-to-rail output amplifiers.




Figure 36. Simplified Schematic of a Single OPx81 Channel

INPUT OVERVOLTAGE PROTECTION

The input stage to the OPx81 family of op amps consists of a PNP differential pair. If the base voltage of either of these input transistors drops to more than 0.6 V below the negative supply, the input ESD protection diodes become forward-biased, and large currents begin to flow. In addition to possibly damaging the device, this creates a phase reversal effect at the output. To prevent this, the input current should be limited to less than 0.5 mA.

This can be done by simply placing a resistor in series with the input to the device. The size of the resistor should be proportional

to the lowest possible input signal excursion and can be found using the following formula:

$$R = \frac{V_{EE} - V_{IN,MIN}}{0.5 \times 10^{-3}}$$

where:

V_{EE} is the negative power supply for the amplifier.

$V_{IN,MIN}$ is the lowest input voltage excursion expected.

For example, a single channel of the OPx81 should be used with a single-supply voltage of +5 V if the input signal may go as low as -1 V. Because the amplifier is powered from a single supply, V_{EE} is the ground; therefore, the necessary series resistance should be 2 k Ω .

INPUT OFFSET VOLTAGE

The OPx81 family of op amps was designed for low offset voltages (less than 1 mV).




Figure 37. Single OPx81 Channel Configured as a Difference Amplifier Operating at $V_{CM} < 0\text{ V}$

INPUT COMMON-MODE VOLTAGE RANGE

The OPx81 is rated with an input common-mode voltage range from V_{EE} to 1 V less than V_{CC} . However, the op amp can operate with a common-mode voltage that is slightly less than V_{EE} .

Figure 37 shows a single OPx81 channel configured as a difference amplifier with a single-supply voltage of 3 V. Negative dc voltages are applied at both input terminals, creating a common-mode voltage that is less than ground. A 400 mV p-p input signal is then applied to the noninverting input. Figure 38 shows the resulting input and output waves. Notice how the output of the amplifier also drops slightly negative without distortion.




Figure 38. Input and Output Signals with $V_{CM} < 0\text{ V}$

CAPACITIVE LOADING

Most low supply current amplifiers have difficulty driving capacitive loads due to the higher currents required from the output stage for such loads. Higher capacitance at the output will increase the amount of overshoot and ringing in the amplifier's step response and may affect the stability of the device. However, through careful design of the output stage and its high phase margin, the OPx81 family can tolerate some degree of capacitive loading. Figure 39 shows the step response of a single channel with a 10 nF capacitor connected at the output. Notice that the overshoot of the output does not exceed more than 10% with such a load, even with a supply voltage of only 3 V.




Figure 39. Ringing and Overshoot of the Output of the Amplifier

MICROPOWER REFERENCE VOLTAGE GENERATOR

Many single-supply circuits are configured with the circuit biased to half of the supply voltage. In these cases, a false ground reference can be created by using a voltage divider buffered by an amplifier. Figure 40 shows the schematic for such a circuit.

The two 1 MΩ resistors generate the reference voltage while drawing only 1.5 μA of current from a 3 V supply. A capacitor connected from the inverting terminal to the output of the op amp provides compensation to allow a bypass capacitor to be connected at the reference output. This bypass capacitor helps to establish an ac ground for the reference output. The entire reference generator draws less than 5 μA from a 3 V supply source.




Figure 40. Single Channel Configured as a Micropower Bias Voltage Generator

WINDOW COMPARATOR

The extremely low power supply current demands of the OPx81 family make it ideal for use in long-life battery-powered applications such as a monitoring system. Figure 41 shows a circuit that uses the OP281 as a window comparator.




Figure 41. Using the OP281 as a Window Comparator

The threshold limits for the window are set by V_H and V_L , provided that $V_H > V_L$. The output of the first OP281 (A1) will stay at the negative rail, in this case ground, as long as the input voltage is less than V_H . Similarly, the output of the second OP281 (A2) will stay at ground as long the input voltage is higher than V_L . As long as V_{IN} remains between V_L and V_H , the outputs of both op amps will be 0 V. With no current flowing in either D1 or D2, the base of Q1 will stay at ground, putting the transistor in cutoff and forcing V_{OUT} to the positive supply rail. If the input voltage rises above V_H , the output of A2 stays at ground, but the output of A1 goes to the positive rail and D1 conducts current. This creates a base voltage that turns on Q1 and drives V_{OUT} low. The same condition occurs if V_{IN} falls below V_L with A2's output going high and D2 conducting current. Therefore, V_{OUT} is high if the input voltage is between V_L and V_H , but low if the input voltage moves outside of that range.

The R1 and R2 voltage divider sets the upper window voltage, and the R3 and R4 voltage divider sets the lower voltage for the window. For the window comparator to function properly, V_H must be a greater voltage than V_L .

$$V_H = \frac{R2}{R1 + R2}$$

$$V_L = \frac{R4}{R3 + R4}$$

The 2 kΩ resistor connects the input voltage of the input terminals to the op amps. This protects the OP281 from possible excess current flowing into the input stages of the devices. D1 and D2 are small-signal switching diodes (1N4446 or equivalent), and Q1 is a 2N2222 or an equivalent NPN transistor.

LOW-SIDE CURRENT MONITOR

In the design of power-supply control circuits, a great deal of design effort is focused on ensuring the long-term reliability of a pass transistor over a wide range of load current conditions. As a result, monitoring and limiting device power dissipation is of primary importance in these designs. Figure 42 shows an example of a 5 V, single-supply current monitor that can be incorporated into the design of a voltage regulator with fold-back current limiting or a high current power supply with crowbar protection. The design capitalizes on the OPx81's common-mode range extending to ground. Current is monitored in the power-supply return path, where a $0.1\ \Omega$ shunt resistor, R_{SENSE} , creates a very small voltage drop. The voltage at the inverting terminal becomes equal to the voltage at the noninverting terminal through the feedback of Q1, which is a 2N2222 or an equivalent NPN transistor. This makes the voltage drop across R1 equal to the voltage drop across R_{SENSE} . Therefore, the current through Q1 becomes directly proportional to the current through R_{SENSE} , and the output voltage is given by the following equation:

$$V_{OUT} = V_{CC} - \left(\frac{R2}{R1} \times R_{SENSE} \times I_L \right)$$

The voltage drop across R2 increases as I_L increases; therefore, V_{OUT} decreases if a higher supply current is sensed. For the element values shown, the V_{OUT} transfer characteristic is $-2.5\ \text{V/A}$, decreasing from V_{CC} .




Figure 42. Low-Side Load Current Monitor

LOW VOLTAGE HALF-WAVE AND FULL-WAVE RECTIFIERS

Because of its quick overdrive recovery time, an OP281 can be configured as a full-wave rectifier for low frequency ($<500\ \text{Hz}$) applications. Figure 43 shows the schematic.




Figure 43. Single-Supply Full-Wave and Half-Wave Rectifiers Using an OP281




Figure 44. Full-Wave Rectified Signal

Amplifier A1 is used as a voltage follower that tracks the input voltage only when it is greater than 0 V. This provides a half-wave rectification of the input signal to the noninverting terminal of Amplifier A2. When A1's output is following the input, the inverting terminal of A2 also follows the input from the virtual ground between the inverting and noninverting terminals of A2. With no potential difference across R1, no current flows through either R1 or R2; therefore, the output of A2 also follows the input. When the input voltage goes below 0 V, the noninverting terminal of A2 becomes 0 V. This makes A2 work as an inverting amplifier with a gain of 1 and provides a full-wave rectified version of the input signal. A 2 k Ω resistor in series with A1's noninverting input protects the device when the input signal becomes less than ground.

BATTERY-POWERED TELEPHONE HEADSET AMPLIFIER

Figure 45 shows how the OP281 can be used as a two-way amplifier in a telephone headset. One side of the OP281 can be used as an amplifier for the microphone, and the other side can be used to drive the speaker. A typical telephone headset uses a 600 Ω speaker and an electret microphone that requires a supply voltage and a biasing resistor.

OP281/OP481




Figure 45. Two-Way Amplifier in a Battery-Powered Telephone Headset


The OP281-A op amp provides about 29 dB of gain for audio signals coming from the microphone. The gain is set by the 300 kΩ and 11 kΩ resistors. The gain bandwidth product of the amplifier is 95 kHz, which yields a –3 dB rolloff at 3.4 kHz for the set gain of 28. This is acceptable because telephone audio is band limited for 300 kHz to 3 kHz signals. If higher gain is required for the microphone, an additional gain stage should be used, because adding more gain to the OP281 would limit the

audio bandwidth. A 2.2 kΩ resistor is used to bias the electret microphone. This resistor value may vary depending on the specifications of the microphone. The output of the microphone is ac-coupled to the noninverting terminal of the op amp. Two 1 MΩ resistors are used to provide the dc offset for single-supply use.

The OP281-B amplifier (see Figure 45) can provide up to 15 dB of gain for the headset speaker. Incoming audio signals are ac-coupled to a 10 kΩ potentiometer that is used to adjust the volume. Again, two 1 MΩ resistors provide the dc offset with a 1 μF capacitor establishing an ac ground for the volume-control potentiometer. Because the OP281 is a rail-to-rail output amplifier, it would have difficulty driving a 600 Ω speaker directly. Here, a Class AB buffer is used to isolate the load from the amplifier and to provide the necessary current to drive the speaker. By placing the buffer in the feedback loop of the op amp, crossover distortion can be minimized. Q1 and Q2 should have minimum betas of 100. The 600 Ω speaker is ac-coupled to the emitters to prevent quiescent current from flowing into the speaker. The 1 μF coupling capacitor makes an equivalent high-pass filter cutoff at 265 Hz with a 600 Ω load attached. Again, this does not pose a problem because it is outside the frequency range for telephone audio signals.

The circuit in Figure 45 draws around 250 μA of current. The Class AB buffer has a quiescent current of 140 μA, and roughly 100 μA is drawn by the microphone itself. A CR2032 3 V lithium battery has a life expectancy of 160 mA hours, which means this circuit can run continuously for 640 hours on a single battery.


OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-012-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 46. 8-Lead Standard Small Outline Package [SOIC_N]
Narrow Body
(R-8)

Dimensions shown in millimeters and (inches)



COMPLIANT TO JEDEC STANDARDS MS-012-AB
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 47. 14-Lead Standard Small Outline Package [SOIC_N]
Narrow Body
(R-14)

Dimensions shown in millimeters and (inches)




Figure 48. 8-Lead Thin Shrink Small Outline Package [TSSOP]
(RU-8)
Dimensions shown in millimeters




Figure 49. 14-Lead Thin Shrink Small Outline Package [TSSOP]
(RU-14)
Dimensions shown in millimeters

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
OP281GRU-REEL	-40°C to +85°C	8-Lead TSSOP	RU-8
OP281GRUZ-REEL ¹	-40°C to +85°C	8-Lead TSSOP	RU-8
OP281GS	-40°C to +85°C	8-Lead SOIC_N	R-8
OP281GS-REEL	-40°C to +85°C	8-Lead SOIC_N	R-8
OP281GS-REEL7	-40°C to +85°C	8-Lead SOIC_N	R-8
OP281GSZ ¹	-40°C to +85°C	8-Lead SOIC_N	R-8
OP281GSZ-REEL ¹	-40°C to +85°C	8-Lead SOIC_N	R-8
OP281GSZ-REEL7 ¹	-40°C to +85°C	8-Lead SOIC_N	R-8
OP481GRU-REEL	-40°C to +85°C	14-Lead TSSOP	RU-14
OP481GRUZ-REEL ¹	-40°C to +85°C	14-Lead TSSOP	RU-14
OP481GS	-40°C to +85°C	14-Lead SOIC_N	R-14
OP481GS-REEL	-40°C to +85°C	14-Lead SOIC_N	R-14
OP481GS-REEL7	-40°C to +85°C	14-Lead SOIC_N	R-14
OP481GSZ ¹	-40°C to +85°C	14-Lead SOIC_N	R-14
OP481GSZ-REEL ¹	-40°C to +85°C	14-Lead SOIC_N	R-14
OP481GSZ-REEL7 ¹	-40°C to +85°C	14-Lead SOIC_N	R-14

¹ Z = RoHS Compliant Part.

NOTES

OP281/OP481

NOTES