16-Channel, Linear, High-Voltage Analog Switches in BGA Package

Absolute Maximum Ratings

(All voltages referenced to GND.)	
V _{DD} Logic Supply Voltage	0.3V to +6V
V _{P-P} Supply Voltage	0.3V to +13V
V _{NN} Negative Supply Voltage	+0.3V to -200V
V _{CC10} Input Voltage0.3V to MAX	$(12V \text{ to } V_{P-P} + 0.3V)$
Logic Inputs Voltage (CLK, DIN, LE, CLR,	SET)0.3V to +6V
Logic Output Voltage (DOUT)	$-0.3V$ to $(V_{DD} + 0.3V)$
Analog Signal Range (SW_)(V _{NN} - 0	.3V) to $(V_{NN} + 214V)$

Continuous Power Dissipation (T _A = +70°C	3)
64-bump BGA (derate 30.30mW/°C above	+70°C)1969.7mW
Operating Temperature Range	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Junction Temperature	+150°C
Lead Temperature (soldering, 10s)	+300°C
Soldering Temperature (reflow)	+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Thermal Characteristics (Note 1)

Junction-to-Ambient Thermal Resistance (θ_{JA})3.3°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Electrical Characteristics

 $(V_{DD}$ = +2.37V to +5.5V, V_{P-P} = +10V to +12.5V, V_{NN} = 0 to -200V, T_A = T_{MIN} to T_{MAX} , unless otherwise noted. Typical values are V_{DD} = +3.3V, V_{NN} = -100V, V_{P-P} = +12V at T_A = +25°C.) (Note 2)

PARAMETER	RAMETER SYMBOL CONDITIONS		MIN	TYP	MAX	UNITS
POWER SUPPLIES						
V _{DD} Logic Supply Voltage	V _{DD}		2.37		5.5	V
V _{NN} Supply Voltage	V _{NN}		-200		0	V
V _{P-P} Supply Voltage	V _{P-P}		10	12	12.5	V
V _{DD} Static Current	I _{DDS}			25	50	μA
V _{DD} Dynamic Current	I _{DD}	V_{DD} = +5V, f_{CLK} = 5MHz, f_{DIN} = 2.5MHz		100	200	μA
V _{NN} Static Current	I _{NNS}	All switches remain on or off, SW_ = GND		15	25	μA
V _{NN} Supply Dynamic Current (All Channel Switching Simultaneously)	INN	V _{P-P} = +12V, V _{NN} = -100V, f _{TURN_ON/OFF} = 50kHz, SW_ = GND		4.3	8	mA
V _{P-P} Supply Static Current	I _{PPS}	All switches remain on or off, SW_ = GND		75	160	μA
V _{P-P} Supply Dynamic Current (All Channel Switching Simultaneously)	lpp	V _{P-P} = +12V, V _{NN} = -100V, f _{TURN_ON/OFF} = 50kHz, SW_ = GND		5.4	9	mA
V _{CC10} Static Output Voltage	V _{CC10s}	V _{P-P} = +12V, all switches remain on or off, SW_ = GND	10	10.5		V
V _{CC10} Dynamic Output Voltage	V _{CC10}	V _{P-P} = +12V, I _{OUT} = 30mA	9.5	10.25		V

Electrical Characteristics (continued)

 $(V_{DD} = +2.37V \text{ to } +5.5V, \ V_{P-P} = +10V \text{ to } +12.5V, \ V_{NN} = 0 \text{ to } -200V, \ T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are } V_{DD} = +3.3V, \ V_{NN} = -100V, \ V_{P-P} = +12V \text{ at } T_A = +25^{\circ}C.) \text{ (Note 2)}$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SWITCH CHARACTERISTICS						ı
Analog Dynamic Signal Range	V _{SW} _	AC operation only, f > 500kHz	V _{NN}		V _{NN} +210	V
Small-Signal On-Resistance	R _{ONS}	$V_{P-P} = +12V$, $V_{NN} = -100V$, $V_{SW} = 0V$, $I_{SW} = 5mA$		18	34	Ω
Small-Signal On-Resistance Matching	ΔR _{ONS}	V _{P-P} = +12V, V _{NN} = -100V, I _{SW_} = 5mA		3		%
Small-Signal On-Resistance Flatness	R _{ONF}	AC measured, f_{SW} = 0.5MHz, V_{SW} = 80 V_{P-P} , R_{LOAD} = 50 Ω , V_{P-P} = +12 V , V_{NN} = -100 V		2		%
Output Switch Bleed Resistor	R _{INT}	MAX4968C only	30	40	50	kΩ
Switch-Off Leakage	I _{SW_(OFF)}	V _{SW} = 0V, switch off (MAX4968B only)		0	1	ΩΑ
Switch-Off DC Offset		R_L = 100k Ω on both sides	-15		+15	mV
Switch-On DC Offset		R_L = 100k Ω on both sides	-15		+15	mV
Switch Output Isolation Diode Current		300ns pulse width, 2% duty cycle		3.0		Α
SWITCH DYNAMIC CHARACTE	RISITICS					
Turn-On Time	t _{ON}	V_{SW} = +1V, R _L = 100 Ω , V_{NN} = -100V, from SET to V_{SW} = +0.9V		2	5	μs
Turn-Off Time	t _{OFF}	V_{SW} = +1V, R _L = 100 Ω , V_{NN} = -100V, from CLR to V_{SW} = +0.9V	2		3.5	μs
Maximum V _{SW} _ Slew Rate	dV/dt	C _L = 100pF	20			V/ns
Off-Isolation	V_{ISO}	$f = 5MHz, R_L = 50\Omega$		-68		dB
Crosstalk	V_{CT}	$f = 5MHz, R_L = 50\Omega$		-69		dB
SW_ Off-Capacitance	C _{SW_(OFF)}	f = 1MHz, small signal close to zero		8		pF
SW_ On-Capacitance	C _{SW_(ON)}	f = 1MHz, small signal close to zero		14		pF
Output Voltage Spike	V_{SPK}	$R_L = 50\Omega$	-150		+150	mV
Large-Signal Analog Bandwidth (-3dB)	f _{BW_L}	C _{LOAD} = 200pF, 60V amplitude sinusoidal burst, 1% duty cycle		30		MHz
Small-Signal Analog Bandwidth (-3dB)	f _{BW_S}	C _{LOAD} = 200pF, 100mV amplitude sinusoidal		50		MHz
Charge Injection	Q	V _{NN} = -100V, Figure 1		150		рC
LOGIC LEVELS						
Logic-Input Low Voltage	V _{IL}				0.75	V
Logic-Input High Voltage	V _{IH}		V _{DD} - 0.75			V
Logic-Output Low Voltage	V _{OL}	I _{SINK} = 1mA			0.4	V

Electrical Characteristics (continued)

 $(V_{DD}=+2.37V\ to\ +5.5V,\ V_{P-P}=+10V\ to\ +12.5V,\ V_{NN}=0\ to\ -200V,\ T_A=T_{MIN}\ to\ T_{MAX},\ unless otherwise\ noted.$ Typical values are $V_{DD}=+3.3V,\ V_{NN}=-100V,\ V_{P-P}=+12V\ at\ T_A=+25^{\circ}C.)$ (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Logic-Output High Voltage	V _{OH}	I _{SOURCE} = 1mA	V _{DD} - 0.4			V
Logic-Input Capacitance	C _{IN}			5		pF
Logic-Input Leakage	I _{IN}		-1		+1	μA
Pulldown Resistor in SET Pin	R _{PULLDOWN}		65	100	140	kΩ
TIMING CHARACTERISTICS (F	igure 2)					
CLK Frequency	f _{CLK}				25	MHz
DIN-to-CLK Setup Time	t _{DS}		4			ns
DIN-to-CLK Hold Time	t _{DH}		4			ns
CLK to LE Setup Time	t _{CS}		28			ns
LE Low Pulse Width	t _{WL}		12			ns
CLR High Pulse Width	t _{WC}		16			ns
SET High Pulse Width	t _{WS}		16			ns
CLK Rise and Fall Times	t _R , t _F				50	ns
OLICE DOUT D. I	1	V _{DD} = +5V ±10%, C _{DOUT} = 15pF			28	
CLK to DOUT Delay	t _{DO}	V _{DD} = +2.5V ±5%, C _{DOUT} = 15pF			45	ns

Note 2: All devices are 100% tested at $T_A = +85^{\circ}C$. Limits over the operating temperature range are guaranteed by design.

Pin Test Circuits/Timing Diagrams




Figure 1. Test Circuits







Figure 2. Serial Interface Timing


Typical Operating Characteristics


 $(V_{DD}$ = +3V, V_{P-P} = +12V, V_{NN} = -100V, R_L = 100 Ω , C_L = 100pF, T_A = +25°C, unless otherwise noted.)
























Pin Configuration



16-Channel, Linear, High-Voltage Analog Switches in BGA Package

Pin Description

PIN	NAME	FUNCTION
A1	SW5A	Analog Switch 5 –Terminal
A2	SW5B	Analog Switch 5 – Terminal
A3	SW6B	Analog Switch 6 – Terminal
A4	SW7B	Analog Switch 7 – Terminal
A5	SW8B	Analog Switch 8 – Terminal
A6	SW9B	Analog Switch 9 – Terminal
A7	SW10B	Analog Switch 10 – Terminal
A8	SW10A	Analog Switch 10 – Terminal
C3-C6, D3-D6, E3-E6, F3-F6, G1, G2, G7, G8, H2	N.C.	No Connection. Not connected internally.
B1	SW4B	Analog Switch 4 – Terminal
B2	SW4A	Analog Switch 4 – Terminal
В3	SW6A	Analog Switch 6 – Terminal
B4	SW7A	Analog Switch 7 – Terminal
B5	SW8A	Analog Switch 8 – Terminal
B6	SW9A	Analog Switch 9 – Terminal
B7	SW11A	Analog Switch 11 – Terminal
B8	SW11B	Analog Switch 11 – Terminal
C1	SW3A	Analog Switch 3 – Terminal
C2	SW3B	Analog Switch 3 – Terminal
C7	SW12B	Analog Switch 12 – Terminal
C8	SW12A	Analog Switch 12 – Terminal
D1	SW2A	Analog Switch 2 – Terminal
D2	SW2B	Analog Switch 2 – Terminal
D7	SW13B	Analog Switch 13 – Terminal
D8	SW13A	Analog Switch 13 – Terminal
E1	SW1A	Analog Switch 1 – Terminal
E2	SW1B	Analog Switch 1 – Terminal
E7	SW14B	Analog Switch 14 – Terminal
E8	SW14A	Analog Switch 14 – Terminal
F1	SW0B	Analog Switch 0 – Terminal
F2	SW0A	Analog Switch 0 – Terminal
F7	SW15B	Analog Switch 15 – Terminal
F8	SW15A	Analog Switch 15 – Terminal
G3	V _{PP}	Positive Voltage Supply. Bypass $V_{\text{P-P}}$ to GND with a 0.1 μF or greater ceramic capacitor.

Pin Description (continued)

PIN	NAME	FUNCTION
G4	GND	Ground
G5	CLK	Serial-Clock Input
G6	CLR	Latch Clear Input
H1	V _{NN}	Negative High-Voltage Supply. Bypass V _{NN} to GND with a 0.1µF or greater ceramic capacitor.
H3	V _{CC10}	+10V LDO Output. Bypass V_{CC10} to GND with a 0.1 μF or greater ceramic capacitor.
H4	V _{DD}	Logic Supply Voltage. Bypass $V_{\mbox{\scriptsize DD}}$ to GND with a 0.1 $\mu\mbox{\scriptsize F}$ or greater ceramic capacitor.
H5	DIN	Serial-Data Input
H6	ĪĒ	Active-Low Latch-Enable Input
H7	DOUT	Serial-Data Output
H8	SET	Latch-Set Input. Pulldown resistor 100kΩ.

Detailed Description

The MAX4968B/MAX4968C are 16-channel, high-linearity, high-voltage, bidirectional SPST analog switches with 18 Ω (typ) on-resistance. The devices are ideal for use in applications requiring high-voltage switching controlled by a low-voltage control signal, such as ultrasound imaging and industrial printing. The MAX4968C provides integrated 40k Ω bleed resistors on each switch terminal to discharge capacitive loads. Using HVCMOS technology, these switches combine high-voltage, bilateral MOS switches and low-power CMOS logic to provide efficient control of high-voltage analog signals.

In typical ultrasound applications, the MAX4968B/MAX4968C do not require a dedicated HV supply, which implies a significant simplification of system requirements. The negative voltage supply can be shared with the transmitter and the positive voltage supply is typically +12V.

Analog Switch

The devices can transmit analog signals up to 210V_{P-P}, with an analog signal range from V_{NN} to V_{NN} + 210V. Before starting the high-voltage burst transmission ($V_{P-P} > +20V$), the input voltage must be close to GND to allow a proper settling of the pass FET. The high-voltage burst frequency must be greater than 500kHz.

Extremely long high-voltage bursts ($V_{P-P} > 10V$) with duty cycle greater than 20% could result in signal degradation, especially for unipolar transmission. In general, this applies for burst transmission with a nonzero DC content.

Low-voltage signals (V_{P-P} < 10V) continuous wave bipolar transmission is supported for frequencies greater than 500kHz. For very small signals, such as the small echoes in typical ultrasound imaging systems (V_{P-P} < 10V), the devices are not limited to a low-frequency bandwidth and can transmit DC signals.

Voltage Supplies

The devices operate with a high voltage supply V_{NN} from -200V to 0, V_{P-P} supply of +12V (typ), and a logic supply V_{DD} (+2.37V to +5.5V).

Bleed Resistors (MAX4968C)

The MAX4968C features integrated $40k\Omega$ bleed resistors to discharge capacitive loads such as piezoelectric transducers. Each analog switch terminal is connected to GND with a bleed resistor.

Serial Interface

The MAX4968B/MAX4968C are controlled by a serial interface with a 16-bit serial shift register and transparent latch. Each of the 16 data bits controls a single analog switch (see Table 1). Data on DIN is clocked with the most significant bit (MSB) first into the shift register on the rising edge of CLK. Data is clocked out of the shift register onto DOUT on the rising edge of CLK. DOUT reflects the status of DIN, delayed by 16 clock cycles (see Figure 2 and Figure 3).

Latch Enable (LE)

Drive $\overline{\text{LE}}$ logic-low to change the contents of the latch and update the state of the high-voltage switches (Figure 3); drive $\overline{\text{LE}}$ logic-high to freeze the contents of the latch and prevent changes to the switch states. To reduce noise due to clock feedthrough, drive $\overline{\text{LE}}$ logic-high while data is clocked into the shift register. After the data shift register is loaded with valid data, pulse $\overline{\text{LE}}$ logic-low to load the contents of the shift register into the latch.

Latch Clear (CLR)

The MAX4968B/MAX4968C feature a latch-clear input. Drive CLR logic-high to reset the contents of the latch to zero and open all switches simultaneously. CLR does not affect the contents of the data shift register. Pulse $\overline{\text{LE}}$ logic-low to reload the contents of the shift register into the latch.

Latch Set (SET)

The MAX4968B/MAX4968C feature a latch-set input. Drive SET logic-high to set the contents of the latch to logic-high and close all switches simultaneously. SET does not affect the contents of the data shift register. Pulse $\overline{\text{LE}}$ logic-low to reload the contents of the shift register into the latch. CLR is dominant with respect to SET.

Power-On Reset

The MAX4968B/MAX4968C feature a power-on-reset circuit to ensure all switches are open at power-on. The internal 16-bit serial shift register and latch are set to zero on power-up.




Figure 3. Latch-Enable Interface Timing

Table 1. Serial Interface Programming (Notes 3-8)

DATA BITS								CON	TROL	BITS				FUNC	CTION			
D0 (LSB)	D1	D2	D3	D4	D5	D6	D7	ΙĒ	CLR	SET	SW0	SW1	SW2	SW3	SW4	SW5	SW6	SW7
L								L	L	L	OFF							
Н								L	L	L	ON							
	L							L	L	L		OFF						
	Н							L	L	L		ON						
		L						L	L	L			OFF					
		Н						L	L	L			ON					
			L					L	L	L				OFF				
			Н					L	L	L				ON				
				L				L	L	L					OFF			
				Н				L	L	L					ON			
					L			L	L	L						OFF		
					Н			L	L	L						ON		
						L		L	L	L							OFF	
						Н		L	L	L							ON	
							L	L	L	L								OFF
							Н	L	L	L								ON
Х	Χ	Х	Х	Х	Х	Х	Х	Н	L	L			HOL	D PREV	'IOUS S	TATE		
Х	Χ	Х	Х	Х	Х	Х	Х	Х	Н	Х	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF
Х	Χ	Х	Х	Х	Х	Х	Х	Х	L	Н	ON	ON	ON	ON	ON	ON	ON	ON
			DATA	BITS				CON	TROL	BITS	FUNCTION							
D8	D9	D10	D11	D12	D13	D14	D15 (MSB)	ΙĒ	CLR	SET	SW8	SW9	SW10	SW11	SW12	SW13	SW14	SW15
L								L	L	L	OFF							
Н								L	L	L	ON							
	L							L	L	L		OFF						
	Н							L	L	L		ON						
		L						L	L	L			OFF					
		Н						L	L	L			ON					
			L					L	L	L				OFF				
			Н					L	L	L				ON				
				L				L	L	L					OFF			
				Н				L	L	L					ON			
					L			L	L	L						OFF		

CONTROL BITS DATA BITS FUNCTION D15 D13 D14 SW8 D12 **LE** CLR SET SW9 SW10 SW11 SW12 SW13 SW14 **SW15** D8 D9 D10 D11 (MSB) Н L L L ON L L L L **OFF** Н L L L ON L L L L **OFF** Н L L L ON Χ Н L L **HOLD PREVIOUS STATE** Χ Χ Χ Χ Χ Χ Χ Χ Χ Χ Χ Χ Χ Χ Χ Χ Н Χ OFF OFF OFF OFF OFF OFF OFF OFF Χ Χ Χ Χ Χ Χ Χ Χ Χ L Н ON ON ON ON ON ON ON ON

Table 1. Serial Interface Programming (Notes 3–8) (continued)

X = Don't care.

Note 3: The 16 switches operate independently.

Note 4: Serial data is clocked in on the rising edge of CLK.

Note 5: The switches go to a state retaining their present condition on the rising edge of $\overline{\text{LE}}$. When $\overline{\text{LE}}$ is low, the shift register data flows through the latch.

Note 6: DOUT is high when switch 15 is on.

Note 7: Shift register clocking has no effect on the switch states if LE is high.

Note 8: The CLR input overrides all other inputs.

Applications Information

In typical ultrasound applications, the MAX4968B/MAX4968C do not require dedicated high-voltage supplies; the negative voltage supply can be shared with the transmitter and the positive voltage supply is typically +12V. See Figure 4, Figure 5, and Figure 6 for medical ultrasound applications.

Logic Levels

The MAX4968B/MAX4968C digital interface inputs (CLK, DIN, $\overline{\text{LE}}$, CLR, and SET) operate on the V_{DD} logic supply voltage.

Daisy-Chaining Multiple Devices

Digital output DOUT is provided to allow the connection of multiple MAX4968B/MAX4968C devices by daisy-chaining (Figure 8). Connect each DOUT to the DIN of

the subsequent device in the chain. Connect CLK, LE, CLR, and SET inputs of all devices, and drive $\overline{\text{LE}}$ logic-low to update all devices simultaneously. Drive CLR high to open all the switches simultaneously. Drive SET high to close all the switches simultaneously. Additional shift registers can be included anywhere in series with the MAX4968B/MAX4968C data-chain.

Supply Sequencing and Bypassing

The MAX4968B/MAX4968C do not require special sequencing of the $V_{DD},\ V_{P-P}$ and V_{NN} supply voltages. Bypass $V_{DD},\ V_{P-P},\$ and V_{NN} to GND with a $0.1\mu F$ ceramic capacitor as close as possible to the device.

Application Diagrams




Figure 4. Medical Ultrasound Application — High-Voltage Analog Switches in Probe




Figure 5. Medical Ultrasound Application — High-Voltage Analog Switches in Mainframe




Figure 6. Medical Ultrasound Application — Multiple Transmit and Isolation per Receiver Channel





Figure 7. Interfacing Multiple Devices by Daisy-Chaining

Functional Diagram



Ordering Information

PART	TEMP RANGE	PIN-PACKAGE	SWITCH CHANNELS	BLEED RESISTOR	
MAX4968BEXB+	-40°C to +85°C	64 BGA (7mm x 7mm)	16	No	
MAX4968CEXB+	-40°C to +85°C	64 BGA (7mm x 7mm)	16	Yes	

⁺Denotes a lead(Pb)-free/RoHS-compliant package.

Chip Information

PROCESS: BICMOS

Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND
TYPE	CODE	NO.	PATTERN NO.
64 BGA	X6477+2	<u>21-0461</u>	Refer to Application Note 1891

16-Channel, Linear, High-Voltage Analog Switches in BGA Package

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	3/14	Initial release	

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

16-Channel, Linear, High-Voltage Analog Switches in BGA Package