

LC709006A

Specifications

Absolute Maximum Ratings at Ta = 25°C, VSS = VSS P0= VSSP2 = 0V

| Parameter | Symbol | Pin/Remarks | Conditions | V _{DD} [V] | Ratings | | | Unit |
|------------------------------|---------------------|--|---|---------------------|---------|-----|------------------------|------|
| | | | | | min | typ | max | |
| Maximum supply voltage | V _{DD} max | V _{DD} , V _{DD} P0, V _{DD} P1, V _{DD} P2 | V _{DD} =V _{DD} P0=V _{DD} P1=V _{DD} P2 | | -0.3 | | +7.0 | V |
| Input voltage | V _I | RES, CS, DIN, CLK | | | -0.3 | | V _{DD} +0.3 | |
| Output voltage | V _O | DOUT | | | -0.3 | | V _{DD} +0.3 | |
| Input/output voltage | V _{IO} (1) | Port 0 | | | -0.3 | | V _{DD} P0+0.3 | |
| | V _{IO} (2) | Port 1 | | | -0.3 | | V _{DD} P1+0.3 | |
| | V _{IO} (3) | Port 2 | | | -0.3 | | V _{DD} P2+0.3 | |
| High level output current | | | | | | | | |
| Peak output current | IOPH(1) | Ports 0 to 2 | CMOS output selected Per 1 applicable pin | | -7 | | | mA |
| | IOPH(2) | DOUT | | | -13 | | | |
| Mean output current (Note 1) | IOMH(1) | Ports 0 to 2 | CMOS output selected Per 1 applicable pin | | -3 | | | |
| | IOMH(2) | DOUT | | | -6 | | | |
| Total output current | ΣIOP0H | Port 0 | Total of all applicable pins | | -32 | | | |
| | ΣIOP1H | Port 1 | Total of all applicable pins | | -32 | | | |
| | ΣIOP2H | Port 2 | Total of all applicable pins | | -32 | | | |
| | ΣIOAH | DOUT, ports 0 to 1 | Total of all applicable pins | | -105 | | | |
| Low level output current | | | | | | | | |
| Peak output current | IOPL(1) | Ports 0 to 2 | Per 1 applicable pin | | | | 16 | mA |
| | IOPL(2) | DOUT | | | | | 13 | |
| Mean output current (Note 1) | IOML(1) | ports 0 to 2 | Per 1 applicable pin | | | | 7 | |
| | IOML(2) | DOUT | | | | | 6 | |
| Total output current | ΣIOP0L | Port 0 | Total of all applicable pins | | | | 32 | |
| | ΣIOP1L | Port 1 | Total of all applicable pins | | | | 32 | |
| | ΣIOP2L | Port 2 | Total of all applicable pins | | | | 32 | |
| | ΣIOAL | DOUT, ports 0 to 2 | Total of all applicable pins | | | | 105 | |
| Power dissipation | Pd max | MFP36SDJ | Ta=-30 to +70°C | | | | 330 | mW |
| | | | Ta=-40 to +85°C | | | | 250 | |
| Operating temperature | T _{opr} | | | | -40 | | 85 | °C |
| Storage temperature | T _{stg} | | | | -55 | | 125 | |

Note 1: The mean output current is a mean value measured over 100ms.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

LC709006A

Allowable Operating Conditions at $T_a = -40$ to $+85^\circ\text{C}$, $V_{SS} = V_{SS}$ P0= V_{SS} P2 = 0V

| Parameter | Symbol | Pin/Remarks | Conditions | Specification (Note 3) | | | | Unit |
|--------------------------|-------------|---|---|------------------------|-----------------|-----|-----------------|------|
| | | | | $V_{DD}[\text{V}]$ | min | typ | max | |
| Operating supply voltage | $V_{DD}(1)$ | V_{DD} | | | 2.0 | | 6.0 | V |
| | $V_{DD}(2)$ | $V_{DD}P0$ | Supply voltage must be within V_{DD} (1)'s specification. | | $V_{DD}-3.0$ | | V_{DD} | |
| | $V_{DD}(3)$ | $V_{DD}P1, V_{DD}P2$ | Supply voltage must be within V_{DD} (1)'s specification. | | V_{DD} | | $V_{DD}+3.0$ | |
| High level input voltage | $V_{IH}(1)$ | DIN, ports 0 to 2 | | 4.5 to 6.0 | $0.3V_{DD}+0.7$ | | $V_{DD}Px$ | |
| | $V_{IH}(2)$ | DIN, ports 0 to 2 | | 2.0 to 6.0 | $0.3V_{DD}+0.7$ | | $V_{DD}Px$ | |
| | $V_{IH}(3)$ | $\overline{RES}, \overline{CS}, \overline{CLK}$ | | 4.5 to 6.0 | $0.4V_{DD}+0.7$ | | V_{DD} | |
| | $V_{IH}(4)$ | $\overline{RES}, \overline{CS}, \overline{CLK}$ | | 2.0 to 6.0 | $0.4V_{DD}+0.7$ | | V_{DD} | |
| Low level input voltage | $V_{IL}(1)$ | DIN, ports 0 to 2 | | 4.5 to 6.0 | V_{SS} | | $0.2V_{DD}+0.1$ | |
| | $V_{IL}(2)$ | DIN, ports 0 to 2 | | 2.0 to 6.0 | V_{SS} | | $0.2V_{DD}+0.1$ | |
| | $V_{IL}(3)$ | $\overline{RES}, \overline{CS}, \overline{CLK}$ | | 4.5 to 6.0 | V_{SS} | | $0.1V_{DD}+0.2$ | |
| | $V_{IL}(4)$ | $\overline{RES}, \overline{CS}, \overline{CLK}$ | | 2.0 to 6.0 | V_{SS} | | $0.1V_{DD}+0.2$ | |

Note 3: $V_{DD}Px$ denote the power supply pin ($V_{DD}P0, V_{DD}P1, V_{DD}P2$) for port pins.

LC709006A

Electrical Characteristics at Ta = -40 to +85°C, VSS = VSS P0= VSSP2 = 0V

| Parameter | Symbol | Pin/Remarks | Conditions | (Note 3) | | Specification | | | Unit |
|---|---------------------|---|---|------------|------------|------------------------|--------------------|-----|------|
| | | | | VDD[V] | VDDPx[V] | min | typ | max | |
| High level input current | I _{IH} | RES, CS, CLK, Ports 0 to 2 | V _{IN} =V _{DD} (including output Tr. off leakage current) | 2.0 to 6.0 | | | | 10 | μA |
| Lower level input current | I _{IL} | RES, CS, CLK, Ports 0 to 2 | V _{IN} =V _{SS} (including output Tr. off leakage current) | 2.0 to 6.0 | | -10 | | | |
| High level output voltage | V _{OH} (1) | Ports 0 | I _{OH} =-2mA | 2.0 to 6.0 | 4.5 to 6.0 | V _{DD} Px-0.5 | | | V |
| | V _{OH} (2) | | I _{OH} =-5mA | 2.0 to 6.0 | 4.5 to 6.0 | V _{DD} Px-1.0 | | | |
| | V _{OH} (3) | | I _{OH} =-1mA | 2.0 to 6.0 | 2.0 to 6.0 | V _{DD} Px-0.5 | | | |
| | V _{OH} (4) | Ports 1 | I _{OH} =-2mA | 2.0 to 6.0 | 4.5 to 6.0 | V _{DD} Px-0.5 | | | |
| | V _{OH} (5) | | I _{OH} =-5mA | 2.0 to 6.0 | 4.5 to 6.0 | V _{DD} Px-1.0 | | | |
| | V _{OH} (6) | | I _{OH} =-1mA | 2.0 to 6.0 | 2.0 to 6.0 | V _{DD} Px-0.5 | | | |
| | V _{OH} (7) | DOUT | I _{OH} =-5mA | 4.5 to 6.0 | | V _{DD} Px-0.5 | | | |
| | V _{OH} (8) | | I _{OH} =-10mA | 4.5 to 6.0 | | V _{DD} Px-1.0 | | | |
| | V _{OH} (9) | | I _{OH} =-2mA | 2.0 to 6.0 | | V _{DD} Px-0.5 | | | |
| Lower level output voltage | V _{OL} (1) | Ports 0 | I _{OL} =5mA | 4.5 to 6.0 | 2.0 to 6.0 | | | 0.4 | |
| | V _{OL} (2) | | I _{OL} =12mA | 4.5 to 6.0 | 2.0 to 6.0 | | | 1 | |
| | V _{OL} (3) | | I _{OL} =2mA | 2.0 to 6.0 | 2.0 to 6.0 | | | 0.4 | |
| | V _{OL} (4) | Ports 1,2 | I _{OL} =5mA | 4.5 to 6.0 | 4.5 to 6.0 | | | 0.4 | |
| | V _{OL} (5) | | I _{OL} =12mA | 4.5 to 6.0 | 4.5 to 6.0 | | | 1 | |
| | V _{OL} (6) | | I _{OL} =2mA | 2.0 to 6.0 | 2.0 to 6.0 | | | 0.4 | |
| | V _{OL} (7) | DOUT | I _{OL} =5mA | 4.5 to 6.0 | | | | 0.4 | |
| | V _{OL} (8) | | I _{OL} =10mA | 4.5 to 6.0 | | | | 1 | |
| | V _{OL} (9) | | I _{OL} =2mA | 2.0 to 6.0 | | | | 0.4 | |
| Pull-up resistance | R _{pu} (1) | CS | V _{OH} =V _{SS} | 4.5 to 6.0 | | 100 | 230 | 650 | kΩ |
| Voltage hysteresis | V _{HIS} | RES, CS, CLK | | 2.0 to 6.0 | | | 0.1V _{DD} | | V |
| Consumption current (operation stopped) | IDDSP | V _{DD} =V _{DD} P0=V _{DD} P1=V _{DD} P2 | RES=CS=V _{DD} CLK=DIN=V _{DD} or V _{SS} DOUT=open P0 to P2=open or V _{DD} or V _{SS} (Note 2) | 2.0 to 6.0 | | | | 20 | μA |
| Pin capacity | CP | All pins | Other than test pin V _{IN} =V _{SS} f=1MHz Ta=25°C | 2.0 to 6.0 | | | 10 | | pF |

Note 2: The consumption current does not include the current flowing into the port's output transistor.

Note 3: V_{DD}Px denote the power supply pin (V_{DD}P0, V_{DD}P1, V_{DD}P2) for port pins.

LC709006A

Switching I/O Characteristics at $T_a = -40$ to $+85^\circ\text{C}$, $V_{DD} = V_{DDP0} = V_{DDP1} = V_{DDP2}$, $V_{SS} = V_{SSP0} = V_{SSP1} = V_{SSP2}$, $V_{SS} = 0\text{V}$


| Parameter | Symbol | Pin/Remarks | Conditions | Specification | | | Unit |
|--|-------------|---------------------------------|---|--------------------|------|-----|------|
| | | | | $V_{DD}[\text{V}]$ | min | typ | max |
| Clock setup time | T_{sCLK} | $\overline{CS}, \overline{CLK}$ | <ul style="list-style-type: none"> Specified with respect to falling edge of \overline{CS}. See Fig. 9. | 2.0 to 6.0 | 100 | | |
| Chip select low level setup time | T_{sICS} | $\overline{CS}, \overline{CLK}$ | <ul style="list-style-type: none"> Specified with respect to falling edge of \overline{CS}. See Fig. 9. | 2.0 to 6.0 | 100 | | |
| Chip select low level hold time | T_{hICS} | $\overline{CS}, \overline{CLK}$ | <ul style="list-style-type: none"> Specified with respect to falling edge of \overline{CS}. See Fig. 9. | 2.0 to 6.0 | 100 | | |
| Clock hold time | T_{hCLK} | $\overline{CS}, \overline{CLK}$ | <ul style="list-style-type: none"> Specified with respect to falling edge of \overline{CS}. See Fig. 9. | 2.0 to 6.0 | 200 | | |
| Clock low level pulse width | T_{wlCLK} | \overline{CLK} | <ul style="list-style-type: none"> See Fig. 9. | 4.5 to 6.0 | 250 | | |
| | | | | 2.7 to 6.0 | 500 | | |
| | | | | 2.0 to 6.0 | 1000 | | |
| Clock high level pulse width | T_{whCLK} | \overline{CLK} | <ul style="list-style-type: none"> See Fig. 9. | 4.5 to 6.0 | 250 | | |
| | | | | 2.7 to 6.0 | 500 | | |
| | | | | 2.0 to 6.0 | 1000 | | |
| Chip select high level setup time | T_{shCS} | $\overline{CS}, \overline{RES}$ | <ul style="list-style-type: none"> See Fig. 9. | 2.0 to 6.0 | 200 | | |
| Chip select high level hold time | T_{hhCS} | $\overline{CS}, \overline{RES}$ | <ul style="list-style-type: none"> See Fig. 9. | 2.0 to 6.0 | 100 | | |
| Chip select low level pulse width | T_{wICS} | $\overline{CS}, \overline{RES}$ | <ul style="list-style-type: none"> See Fig. 9. | 2.0 to 6.0 | 200 | | |
| Reset low level pulse width | T_{wIRES} | $\overline{CS}, \overline{RES}$ | <ul style="list-style-type: none"> See Fig. 9. | 2.0 to 6.0 | 150 | | |
| Data setup time | T_{sDIN} | DIN | <ul style="list-style-type: none"> Specified with respect to falling edge of \overline{CLK}. See Fig. 9. | 4.5 to 6.0 | 30 | | |
| | | | | 2.0 to 6.0 | 50 | | |
| Data hold time | T_{hDIN} | DIN | <ul style="list-style-type: none"> Specified with respect to falling edge of \overline{CLK}. See Fig. 9. | 4.5 to 6.0 | 50 | | |
| | | | | 2.7 to 6.0 | 150 | | |
| | | | | 2.0 to 6.0 | 300 | | |
| Serial data output delay time (Note 4) | T_{dDOUT} | DOUT | <ul style="list-style-type: none"> Specified with respect to falling edge of \overline{CLK}. See Fig. 9. | 4.5 to 6.0 | | | 200 |
| | | | | 2.7 to 6.0 | | | 400 |
| | | | | 2.0 to 6.0 | | | 800 |
| Port data output delay time | T_{dPOUT} | Port 0 to 2 | <ul style="list-style-type: none"> Specified with respect to rising edge of \overline{CS}. See Fig. 9. | 4.5 to 6.0 | | | 200 |
| | | | | 2.7 to 6.0 | | | 400 |
| | | | | 2.0 to 6.0 | | | 800 |
| Port data input setup time | T_{sPIN} | Port 0 to 2 | <ul style="list-style-type: none"> Specified with respect to rising edge of \overline{CLK}. See Fig. 9. | 4.5 to 6.0 | 30 | | |
| | | | | 2.0 to 6.0 | 50 | | |
| Port data input hold time | T_{hPIN} | Port 0 to 2 | <ul style="list-style-type: none"> Specified with respect to rising edge of \overline{CLK}. See Fig. 9. | 4.5 to 6.0 | 50 | | |
| | | | | 2.7 to 6.0 | 150 | | |
| | | | | 2.0 to 6.0 | 300 | | |

Note 4: The input data of P00 will be out from DOUT terminal at the first negative edge of \overline{CLK} signal. Because of this, Serial data output delay time of the first clock will be the time measured from the negative edge of the \overline{CLK} or the time at the input data (P00) is settled.


Package Dimensions

unit : mm (typ)

3263




Pin Assignment



Top view

Block Diagram



Pin Description

| Pin Name | I/O | Description | I/O Type | Reset Time |
|--------------------------------|-----|--|-----------------------------------|------------|
| VSS VSSP0 VSSP2 | - | <ul style="list-style-type: none"> - power supply pin VSS is the power supply pin for blocks other than I/O ports (P00 to P27). VSSP0 is the power supply pin for port pins P00 to P07. VSSP2 is the power supply pin for port pins P10 to P17 and P20 to P27. | | |
| VDD VDDP0 VDDP1 VDDP2 | - | <ul style="list-style-type: none"> + power supply pin VDD is the power supply pin for blocks other than I/O ports (P00 to P27). VDDP0 is the power supply pin for port pins P00 to P07. VDDP1 is the power supply pin for port pins P10 to P17. VDDP2 is the power supply pin for port pins P20 to P27. <p>(Notes)</p> <ul style="list-style-type: none"> VDDP0 must not be set higher than VDD ($V_{DDP0} \leq V_{DD}$). VDDP1 must not be set lower than VDD ($V_{DDP1} \geq V_{DD}$). VDDP2 must not be set lower than VDD ($V_{DDP2} \geq V_{DD}$). | | |
| Port 0 P00 to P07 | I/O | <ul style="list-style-type: none"> 8-bit I/O port I/O specifiable in 1 bit units. CMOS/Nch-open drain specifiable in 1 bit units. Output voltage variable in 1 port units according to VDDP0 voltage. | Output: CMOS/Nch-OD Input: TTL | Hi-Z |
| Port 1 P10 to P17 | I/O | <ul style="list-style-type: none"> 8-bit I/O port I/O specifiable in 1 bit units. CMOS/Nch-open drain specifiable in 1 bit units. Output voltage variable in 1 port units according to VDDP1 voltage. | Output: CMOS/Nch-OD Input: TTL | Hi-Z |
| Port 2 P20 to P27 | I/O | <ul style="list-style-type: none"> 8-bit I/O port I/O specifiable in 1 bit units. CMOS/Nch-open drain specifiable in 1 bit units. Output voltage variable in 1 port units according to VDDP2 voltage. | Output: CMOS/Nch-OD Input: TTL | Hi-Z |

Continued on next page.

LC709006A

Continued from preceding page.


| Pin Name | I/O | Description | I/O Type | Reset Time |
|-------------------------|-----|--|-----------------------|------------|
| DIN | I | • Serial data input pin | Input: TTL | |
| DOUT | O | • Serial data output pin | Output: CMOS | High |
| CLK | I | • Serial clock input pin • Port data is placed on DOUT on the falling edge of this clock. • The data from DIN is latched on the negative-to-positive transition of this clock. | Input: TTL Schmidt | |
| $\overline{\text{CS}}$ | I | • Chip select input pin • Setting this pin to the low level enables serial data to be input or output. | Input: TTL Schmidt | |
| $\overline{\text{RES}}$ | I | • Device's system reset input pin • Setting this pin to the low level initializes the internal control circuit and registers and puts DOUT in the high level and all data port pins (P00 to P27) into the Hi-Z state. | Input: TTL Schmidt | |

Port Output Types and I/O States

The output type and I/O states of the LC709006A's ports can be selected by configuring the data direction register (DDR) and data register (DTR). Port data can be taken into the LC709006A only when DDR is set to 0 (Nch-open drain) and DTR is set to 1 (Nch-Tr OFF). The ports are held high for the other settings of DDR and DTR.

| Port Name | DDR | DTR | Port | | |
|--|-----|-----|----------------|-----------------|--------|
| | | | Output Type | Input | Output |
| P00 to P07 P10 to P17 P20 to P27 | 0 | 1 | Nch-open drain | Enabled | Hi-Z |
| | 0 | 0 | Nch-open drain | Disabled (High) | Low |
| | 1 | 1 | CMOS | Disabled (High) | High |
| | 1 | 0 | CMOS | Disabled (High) | Low |

Port Output Circuit



Principles of Operation

The LC709006A accomplishes data transmission and reception to and from the MCU through synchronous serial communication and performs I/O operations on the extended ports in parallel mode. Its communication modes (MCU to LC709006A by serial to parallel conversion and LC709006A to MCU by parallel to serial conversion) include the initial communication modes (modes 0 and 1) in which the LC709006A initializes itself and the data communication mode in which the LC709006A sends and receives port data. The initial communication modes are used for various communication control purposes for the first time in system operation after a power-on or system reset. In these modes, the LC709006A sets up the I/O mode and output type of the ports. The data communication mode is used for communication control after the end of the initial communication modes. In this mode, the LC709006A carries out actual port I/O operations. The port I/O mode and output type settings are stored in the data direction register (DDR). The data output state settings ("High" output, "Hi-Z" output, or "Low" output) are stored in the data register (DTR). The LC709006A's operating modes are summarized below, followed by detailed mode descriptions.

| Communication Mode | | Description |
|----------------------------|--------|---|
| Initial communication mode | Mode 0 | Sets the output type of all ports to "N-ch-open drain." |
| | Mode 1 | Sets the I/O direction of the ports and the their output type to CMOS or "Nch-open-drain" on a bit basis. |
| Data communication mode | | Sends and receives port data. |

(1) Initial communication modes

• Mode 0

- 1) Setting the $\overline{\text{RES}}$ pin to the low level initializes the system, sets the DOUT pin to the high level, and sets the DDR register of all ports to 0 and the DTR register to 1. The output type of the ports is set to Nch-open drain and their I/O state (Nch-Tr=OFF) to the "Hi-Z" (input mode) state.
- 2) When the $\overline{\text{RES}}$ pin is set high (reset) and the $\overline{\text{CS}}$ pin is set and held low for a certain period (TwICS), the DDR is fixed at 0. Subsequently, the LC709006A is placed in the data communication mode.




Fig. 1

• Mode 1

- 1) When the $\overline{\text{RES}}$ pin is set to the low level, the LC709006A initializes the system, sets the DOUT pin to the high level, and sets the DDR register of all ports to 0 and the DTR register to 1. The output type of the ports is set to Nch-open drain and their I/O state (Nch-Tr=OFF) to the "Hi-Z" (input mode) state.
- 2) When the $\overline{\text{RES}}$ pins is set high (reset) and the $\overline{\text{CS}}$ pin is set low, the LC709006A gets ready for serial communication.
- 3) The input data at P00 is sent directly to the DOUT pin on the first falling edge of the transmission clock signal CLK . The data at pins P01 to P27 is loaded into the shift register on the rising edge of the next clock.
- 4) Subsequently, the ports' input data, which is loaded into the shift register on the falling edge of CLK , is placed at the DOUT pin sequentially ($\text{P00} \rightarrow \text{P07}$, $\text{P20} \rightarrow \text{P27}$) in synchronization with the falling edges of CLK , starting at port pin P00. In parallel with this operation, when data to be placed at the ports is supplied to the DIN pin sequentially starting at the port pin P00 ($\text{P00} \rightarrow \text{P07}$, $\text{P10} \rightarrow \text{P17}$, $\text{P20} \rightarrow \text{P27}$), it is loaded into the internal shift register in synchronization with the rising edges of CLK .
- 5) When the $\overline{\text{CS}}$ pin is set high after the rising edge of the 24th clock, the data loaded in the shift register is loaded into the DDR register which determines the I/O mode and output type of the data (serial data is loaded into the DDR register after a reset is effected). Subsequently, the LC709006A controls serial data transmission and reception in the data communication mode.




Fig. 2

(2) Data communication mode

- 1) When the $\overline{\text{CS}}$ pin is set low with the $\overline{\text{RES}}$ pin held high, the LC709006A gets ready for serial communication. (Subsequently, processing in steps 2) and 3) are identical to steps 2) and 3) in paragraph (1)-2).
- 2) The input data at P00 is sent directly to the DOUT pin on the first falling edge of the CLK signal. Data at pins P01 to P27 is loaded into the shift register on the next rising edge of the clock.
- 3) Subsequently, the ports' input data, which is loaded into the shift register on the falling edge of $\overline{\text{CLK}}$, is placed at the DOUT pin sequentially (P00→P07, P10→P17, P20→P27) in synchronization with the falling edges of $\overline{\text{CLK}}$, starting at port pin P00. In parallel with this operation, when data to be placed at the ports is supplied to the DIN pin sequentially starting at the port pin P00 (P00→P07, P10→P17, P20→P27), it is loaded into the internal shift register in synchronization with the rising edges of CLK.
- 4) When the $\overline{\text{CS}}$ pin is set high after the rising edge of the 24th clock, the data loaded in the shift register is loaded into the DDR register which determines the output state of the ports and the states of all port pins (P00 to P27) are then changed (output) according to the conditions established in the DDR and DTR registers. Serial data that occurs following the initial communication mode processing is always loaded into the DTR register.




Fig. 3

- 5) Subsequently, the state of all port pins (P00 to P27) is updated each time the set of steps 1) to 4) described in paragraph (2) are performed.




Fig. 4

Note: Connect a Pull-up resistor (about 100kΩ) to $\overline{\text{CS}}$ using MCU V_{DD} .

Application Examples

(1) Example of a cascade configuration

Two or more LC709006A LSI chips can be cascaded to realize port expansion beyond 24 bits. Port expansion, however, need to be made in units of 24 bits \times n (n denotes the number of LSI chips).




Fig. 5

(2) Variable port power level example

When controlling the level of I/O ports according to the power voltage level of the peripheral equipment, the user can connect the output from the power supply of the peripheral equipment directly to the power supply pins for the I/O ports. The LC709006A dispenses with the need to add an external level shifter circuit.

Note the following when configuring the LC709006A in this way:

Note 5:

- V_{DDP0} : The voltage level of V_{DDP0} must not be higher than that of V_{DD} ($V_{DDP0} \leq V_{DD}$).
- V_{DDP1} : The voltage level of V_{DDP1} must not be lower than that of V_{DD} ($V_{DDP1} \geq V_{DD}$).
- V_{DDP2} : The voltage level of V_{DDP2} must not be lower than that of V_{DD} ($V_{DDP2} \geq V_{DD}$).
- The input level of all ports (P00 to P27) is dependent on the V_{DD} power source; it depends on none of the power sources V_{DDP0} to V_{DDP2} .

* Be sure to check the electrical characteristics of the LC709006A.




Fig. 6

Example of Placing Bypass Capacitors between V_{DD} and V_{SS} Terminals




Fig. 7

In the case of using single voltage source as showing in the Fig.7 (a), you must connect a bypass capacitor ($C1$, about $0.1\mu F$) between V_{DD} and V_{SS} . When connecting the capacitor ($C1$) and V_{DD} - V_{SS} , use a thick wire, and try to make its length as short as possible: moreover, try to make the impedance of V_{DD} - $C1$ and V_{SS} - $C1$ equal.

In addition, when using several voltage sources as showing in the Fig.7 (b), it is suggested to connect the bypass capacitor to each set of the voltage terminals.




Fig. 8: Reset Circuit




Fig. 9: Serial I/O and Parallel Data I/O Timing Diagram

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.