


PIN DESCRIPTIONS

A0-A19	Address Inputs
CS1	Chip Enable 1 Input
CS2 Chip Enable 2 Input	
ŌĒ	Output Enable Input
WE	Write Enable Input
I/O0-I/O7	Input/Output
NC	No Connection
VDD	Power
GND	Ground

PIN CONFIGURATION

48-pin mini BGA (B) (7.2mm x 8.7mm)





TRUTH TABLE

Mode	WE	CS1	CS2	ŌĒ	I/O Operation	V _{DD} Current	
Not Selected	Χ	Н	Χ	Χ	High-Z	ISB1, ISB2	
(Power-down)	Χ	Χ	L	Χ	High-Z	ISB1, ISB2	
Output Disabled	Н	L	Н	Н	High-Z	lcc	
Read	Н	L	Н	L	Dout	lcc	
Write	L	L	Н	Χ	DIN	lcc	

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit	
VTERM	Terminal Voltage with Respect to GND	-0.2 to V _{DD} +0.3	V	
VDD	VDD Related to GND	-0.2 to +3.8	V	
Тѕтс	Storage Temperature	-65 to +150	°C	
Рт	Power Dissipation	1.0	W	

Note:

OPERATING RANGE (VDD)

Range	Ambient Temperature	IS62WV10248BLL
Commercial	0°C to +70°C	2.5V - 3.6V
Industrial	-40°C to +85°C	2.5V - 3.6V

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions	V _{DD}	Min.	Max.	Unit
Vон	Output HIGH Voltage	Iон = -1 mA	2.5-3.6V	2.2	_	V
Vol	Output LOW Voltage	IoL = 2.1 mA	2.5-3.6V	_	0.4	V
VIH	Input HIGH Voltage		2.5-3.6V	2.2	V _{DD} + 0.3	V
VIL ⁽¹⁾	Input LOW Voltage		2.5-3.6V	-0.2	0.6	V
ILI	Input Leakage	$GND \leq V_{IN} \leq V_{DD}$		-1	1	μA
ILO	Output Leakage	GND ≤ Vout ≤ Vdd, Outpu	uts Disabled	-1	1	μΑ

Notes:

1. V_{IL} (min.) = -1.0V for pulse width less than 10 ns.

03/17/06

Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is
a stress rating only and functional operation of the device at these or any other conditions above those indicated in the
operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods
may affect reliability.



CAPACITANCE(1)

Symbol	Parameter	Conditions	Max.	Unit	
CIN	Input Capacitance	VIN = 0V	8	pF	
Соит	Input/Output Capacitance	Vout = 0V	10	pF	

Note:

AC TEST CONDITIONS

Parameter	IS62WV10248BLL (Unit)
Input Pulse Level	0.4 to VDD-0.3V
Input Rise and Fall Times	5 ns
Input and Output Timing and Reference Level	VREF
Output Load	See Figures 1 and 2

	IS62WV10248BLL	
	2.5V - 3.6V	
R1(Ω)	1029	
R2(Ω)	1728	
VREF	1.5V	
Vтм	2.8V	

AC TEST LOADS




Figure 1




Figure 2

^{1.} Tested initially and after any design or process changes that may affect these parameters.



POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range) IS62WV10248BLL

Symbol	Parameter	Test Conditions		Max. 55	Max. 70	Unit
lcc	V _{DD} Dynamic Operating	V _{DD} =Max.,	Com.	30	25	mA
	Supply Current	$IOUT = 0 \text{ mA}, f = f_{MAX}$	Ind.	35	30	
lcc1	Operating Supply	VDD=Max., CS1=0.2V	Com.	5	5	mA
	Current	$\overline{WE} = V_{DD} - 0.2V$	Ind.	5	5	
		CS2=VDD-0.2V,f=1MHz	<u>.</u>			
ISB1	TTL Standby Current	VDD=Max.,	Com.	0.3	0.3	mA
	(TTL Inputs)	$\frac{V_{IN}=V_{IH} \text{ or } V_{IL}}{\overline{CS1}=V_{IH}, CS2=V_{IL},}$ f=1 MHz	Ind.	0.3	0.3	
ISB2	CMOSStandby	V _{DD} =Max.,	Com.	20	20	μA
	Current (CMOS Inputs)	$\overline{\text{CS1}} \ge V_{DD} - 0.2V$,	Ind.	25	25	•
		$ \begin{aligned} & CS2 \leq 0.2V, \\ & V_{\text{IN}} \geq V_{\text{DD}} - 0.2V, \text{or} \\ & V_{\text{IN}} \leq \ 0.2V, \text{f} = 0 \end{aligned} $	typ. ⁽¹⁾	3	3	

Note:

^{1.} Typical Values are measured at $V_{DD} = 3.0V$, $T_A = 25^{\circ}C$ and not 100% tested.



READ CYCLE SWITCHING CHARACTERISTICS(1) (Over Operating Range)


_	_	55 ns		70 ns		_
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
trc	Read Cycle Time	55	_	70	_	ns
t AA	Address Access Time	_	55	_	70	ns
t oha	Output Hold Time	10	_	10	_	ns
tacs1/tacs2	CS1/CS2 Access Time	_	55	_	70	ns
tDOE	OE Access Time	_	25	_	35	ns
thzoe ⁽²⁾	OE to High-Z Output	_	20	_	25	ns
tlzoe ⁽²⁾	OE to Low-Z Output	5	_	5	_	ns
thzcs1/thzcs2(2)	CS1/CS2 to High-Z Output	0	20	0	25	ns
tLZCS1/tLZCS2 ⁽²⁾	CS1/CS2 to Low-Z Output	10	_	10	_	ns

Notes:

- 1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0.4V to Vpp-0.3V and output loading specified in Figure 1.
- 2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

AC WAVEFORMS


READ CYCLE NO. 1^(1,2) (Address Controlled) ($\overline{CS1} = \overline{OE} = VIL$, $CS2 = \overline{WE} = VIH$)





AC WAVEFORMS

READ CYCLE NO. 2^(1,3) (CS1, CS2, OE Controlled)



Notes:

- 1. WE is HIGH for a Read Cycle.
- 2. The device is continuously selected. $\overline{\text{OE}}$, $\overline{\text{CS1}}$ = VIL. CS2= $\overline{\text{WE}}$ =VIH.
- 3. Address is valid prior to or coincident with $\overline{\text{CS1}}$ LOW and CS2 HIGH transition.



WRITE CYCLE SWITCHING CHARACTERISTICS(1,2) (Over Operating Range)


		55	ns	70	ns	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
twc	Write Cycle Time	55	_	70	_	ns
tscs1/tscs2	CS1/CS2 to Write End	45	_	60	_	ns
taw	Address Setup Time to Write End	45	_	60	_	ns
t HA	Address Hold from Write End	0	_	0	_	ns
t sa	Address Setup Time	0	_	0	_	ns
tpwe ⁽⁴⁾	WE Pulse Width	40	_	50	_	ns
t sd	Data Setup to Write End	25	_	30	_	ns
t HD	Data Hold from Write End	0	_	0	_	ns
thzwe ⁽³⁾	WE LOW to High-Z Output	_	25	_	25	ns
tlzwe ⁽³⁾	WE HIGH to Low-Z Output	5	_	5	_	ns

Notes:

- 1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0.4V to VDD-0.3V and output loading specified in Figure 1.
- 2. The internal write time is defined by the overlap of CS1 LOW, CS2 HIGH and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.
- 3. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
- 4. tpwe > thzwe + tsp when OE is LOW.


AC WAVEFORMS

WRITE CYCLE NO. 1 (CS1/CS2 Controlled, OE = HIGH or LOW)






WRITE CYCLE NO. 2 (WE Controlled: OE is HIGH During Write Cycle)



WRITE CYCLE NO. 3 (WE Controlled: OE is LOW During Write Cycle)







DATA RETENTION SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Condition	Min.	Max.	Unit
VDR	VDD for Data Retention	See Data Retention Waveform	1.2	3.6	V
IDR	Data Retention Current	$V_{DD} = 1.2V, \overline{CS1} \ge V_{DD} - 0.2V$	_	20	μA
tsdr	Data Retention Setup Time	See Data Retention Waveform	0	_	ns
trdr	Recovery Time	See Data Retention Waveform	trc	_	ns

DATA RETENTION WAVEFORM (CS1 Controlled)



DATA RETENTION WAVEFORM (CS2 Controlled)






ORDERING INFORMATION: IS62WV10248BLL (2.5V - 3.6V)

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
55	IS62WV10248BLL-55BI IS62WV10248BLL-55BLI	mini BGA (7.2mm x 8.7mm) mini BGA (7.2mm x 8.7mm), Lead-free
70	IS62WV10248BLL-70BI	mini BGA (7.2mm x 8.7mm)
70	IS62WV10248BLL-70XI	DIE



Mini Ball Grid Array Package Code: B (48-pin)



mBGA - 7.2mm x 8.7mm

MILLIMETERS			INC	INCHES			
Sym.	Min.	Тур.	Max.	Min.	Тур.	Max.	
NO.							
Leads		48					
Α	_	_	1.20	_	_	0.047	
A1	0 .24	_	0.30	0.009	_	0.012	
A2	0.60	_	_	0.024	_	_	
D	8.60	8.70	8.80	0.339	0.343	0.346	
D1	5.25BSC			0	0.207BSC		
E	7.10	7.20	7.30	0.280	0.283	0.287	
E1	3.75BSC			0	0.148BSC		
е	0.75BSC			0	0.030BSC		
b	0.30	0.35	0.40	0.012	0.014	0.016	

Notes:

1. Controlling dimensions are in millimeters.