



PIN CONFIGURATION 28-Pin SOJ/ 28-pin SOP



PIN CONFIGURATION 28-Pin TSOP



PIN DESCRIPTIONS

A0-A14	Address Inputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
1/00-1/0	7 Input/Output
VDD	Power
GND	Ground

TRUTH TABLE

\overline{WE}	CE	ŌĒ	I/O Operation	VDD Current
Х	Н	Χ	High-Z	ISB1, ISB2
Н	L	Н	High-Z	lcc1, lcc2
Н	L	L	D ouт	lcc1, lcc2
L	L	Χ	Din	lcc1, lcc2
	X	X H	X H X	X H X High-Z H L H High-Z H L Dout

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
TBIAS	Temperature Under Bias	-55 to +125	°C
Тѕтс	Storage Temperature	-65 to +150	°C
Рт	Power Dissipation	0.5	W
Іоит	DC Output Current (LOW)	20	mA

Note:

Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

IS65LV256AL IS62LV256AL



OPERATING RANGE

Part No.	Range	Ambient Temperature	VDD	
IS62LV256AL	Commercial	0°C to +70°C	3.3V +10%	
IS62LV256AL	Industrial	-40°C to +85°C	$3.3V \pm 10\%$	
IS65LV256AL	Automotive	-40°C to +125°C	3.3V ± 10%	

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions		Min.	Max.	Unit
Vон	Output HIGH Voltage	V _{DD} = Min., Iон = -2.0 mA		2.4	_	V
Vol	Output LOW Voltage	V _{DD} = Min., I _{OL} = 4.0 mA		_	0.4	V
VIH	Input HIGH Voltage			2.2	VDD + 0.3	V
VIL	Input LOW Voltage(1)			-0.3	0.8	V
I LI	Input Leakage	GND ≤ VIN ≤ VDD	Com.	-1	1	μΑ
			Ind.	-2	2	
			Auto.	-10	10	
ILO	Output Leakage	GND ≤ Vouт ≤ VDD, Outputs Disabled	Com.	-1	1	μΑ
			Ind.	-2	2	
			Auto.	-10	10	

Notes:

- 1. $V_{IL} = -3.0V$ for pulse width less than 10 ns.
- 2. Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.



POWER SUPPLY CHARACTERISTICS(1) (Over Operating Range)

Symbo	ol Parameter	Test Conditions		-20 ns Min. Max.	-45 ns Min. Max.	Unit
Icc1	VDD Operating Supply Current	$V_{DD} = Max., \overline{CE} = V_{IL}$ $I_{OUT} = 0 \text{ mA}, f = 0$	Com. Ind. Auto.	— 4 — 5 — —	458	mA
Icc2	VDD Dynamic Operating Supply Current	$V_{DD} = Max., \overline{CE} = V_{IL}$ $I_{OUT} = 0 \text{ mA}, f = f_{MAX}$	Com. Ind. Auto. typ. ⁽²⁾	— 20 — 25 — —	— 10— 12— 207	mA
ISB1	TTL Standby Current (TTL Inputs)	$V_{DD} = Max.,$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ $\overline{CE} \ge V_{IH}, f = 0$	Com. Ind. Auto.	— 1.5 — 1.8 — —	— 1.5— 1.8— 2	mA
ISB2	CMOS Standby Current (CMOS Inputs)	$\label{eq:decomposition} \begin{split} & \frac{V_{DD} = Max.,}{\overline{CE}} \leq V_{DD} - 0.2V,\\ & V_{IN} > V_{DD} - 0.2V, \text{ or }\\ & V_{IN} \leq 0.2V, f = 0 \end{split}$	Com. Ind. Auto. typ. ⁽²⁾	— 15 — 20 — —	— 15 — 20 — 50 2	μА

Note:

CAPACITANCE^(1,2)

Symbol	Parameter	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 0V	6	pF
Соит	Output Capacitance	$V_{OUT} = 0V$	5	pF

Notes:

- 1. Tested initially and after any design or process changes that may affect these parameters.
- 2. Test conditions: $T_A = 25^{\circ}C$, f = 1 MHz, $V_{DD} = 3.3V$.

^{1.} At f = fmax, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

^{2.} Typical values are measured at VDD = 3.3V, $TA = 25^{\circ}C$ and not 100% tested.



READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

		-20	ns	-45 :	ns	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
trc	Read Cycle Time	20	_	45	_	ns
taa	Address Access Time	_	20	_	45	ns
t oha	Output Hold Time	2	_	2	_	ns
tace	CE Access Time	_	20	_	45	ns
tdoe	OE Access Time	_	10	_	25	ns
tLZOE ⁽²⁾	OE to Low-Z Output	0	_	0	_	ns
thzoe(2)	OE to High-Z Output	_	9	0	20	ns
tLZCE ⁽²⁾	CE to Low-Z Output	3	_	3	_	ns
thzce(2)	CE to High-Z Output	_	9	0	20	ns
t PU ⁽³⁾	CE to Power-Up	0	_	0	_	ns
t PD ⁽³⁾	CE to Power-Down	_	18	_	30	ns

Notes:

2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

3. Not 100% tested.

ACTEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	3 ns
Input and Output Timing and Reference Levels	1.5V
Output Load	See Figures 1 and 2

ACTEST LOADS




Figure 1.





Figure 2.

^{1.} Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.




AC WAVEFORMS

READ CYCLE NO. 1(1,2)



READ CYCLE NO. 2^(1,3)



Notes

- 1. WE is HIGH for a Read Cycle.
- 2. The device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$.
- 3. Address is valid prior to or coincident with $\overline{\text{CE}}$ LOW transitions.



WRITE CYCLE SWITCHING CHARACTERISTICS(1,3) (Over Operating Range)


		-20 ı	ns	-45	ns	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
twc	Write Cycle Time	20	_	45	_	ns
tsce	CE to Write End	14	_	35	_	ns
taw	Address Setup Time to Write End	14	_	25	_	ns
tha	Address Hold from Write End	0	_	0	_	ns
tsa	Address Setup Time	0	_	0	_	ns
tPWE ⁽⁴⁾	WE Pulse Width	14	_	25	_	ns
tsd	Data Setup to Write End	13		20	_	ns
t HD	Data Hold from Write End	0	_	0	_	ns
thzwe ⁽²⁾	WE LOW to High-Z Output	_	8	_	20	ns
tLZWE ⁽²⁾	WE HIGH to Low-Z Output	0	_	0	_	ns

Notes:

- 1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.
- 2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
- 3. The internal write time is defined by the overlap of $\overline{\text{CE}}$ LOW and $\overline{\text{WE}}$ LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
- 4. Tested with OE HIGH.


AC WAVEFORMS

WRITE CYCLE NO. 1 (WE Controlled)(1,2)





WRITE CYCLE NO. 2 (CE Controlled)(1,2)



Notes:

- 1. The internal write time is defined by the overlap of $\overline{\text{CE}}$ LOW and $\overline{\text{WE}}$ LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
- 2. I/O will assume the High-Z state if $\overline{OE} \ge V_{IH}$.

Downloaded from Arrow.com.




DATA RETENTION SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Condition		Min.	Тур.	Max.	Unit
V _{DR}	VDD for Data Retention	See Data Retention Waveform		2.0		3.6	V
Idr	Data Retention Current	$V_{DD} = 2.0V, \overline{CE} \ge V_{DD} - 0.2V$	Com.	_	_	15	μA
		$V_{IN} \ge V_{DD} - 0.2V$, or $V_{IN} \le V_{SS} + 0.2V$	Ind.	_	_	20	
			Auto.	_	_	50	
			typ. ⁽¹⁾		2		
tsdr	Data Retention Setup Time	See Data Retention Waveform		0		_	ns
t RDR	Recovery Time	See Data Retention Waveform		trc		_	ns

Note:

DATA RETENTION WAVEFORM (CE Controlled)



^{1.} Typical Values are measured at VDD = 3.3V, $TA = 25^{\circ}C$ and not 100% tested.



ORDERING INFORMATION

Commercial Range: 0°C to +70°C

Speed (ns)	Order Part No.	Package
20	IS62LV256AL-20T	TSOP
	IS62LV256AL-20TL	TSOP, Lead-free
	IS62LV256AL-20JL	300-mil Plastic SOJ, Lead-free
45	IS62LV256AL-45T	TSOP
	IS62LV256AL-45TL	TSOP, Lead-free

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
20	IS62LV256AL-20TI	TSOP
	IS62LV256AL-20TLI	TSOP, Lead-free
	IS62LV256AL-20JLI	300-mil Plastic SOJ, Lead-free
45	IS62LV256AL-45TI	TSOP
	IS62LV256AL-45TLI	TSOP, Lead-free
	IS62LV256AL-45ULI	330-mil Plastic SOP, Lead-free

Automotive Range: -40°C to +125°C

Speed (ns)	Order Part No.	Package
45	IS65LV256AL-45TA3	TSOP
	IS65LV256AL-45TLA3	TSOP, Lead-free
	IS65LV256AL-45ULA3	330-mil Plastic SOP, Lead-free



