
International IOR Rectifier





Symbol	Parameter	Min	Max	Units	Conditions
I _{BDF}	Bootstrap Diode Peak Forward Current		4.5	А	t _P = 10ms, T _J = 150°C, T _C =100°C
P _{BR Peak}	Bootstrap Resistor Peak Power (Single Pulse)		80	W	t _P =100µs, T _C =100°C ESR / ERJ series
V _{S1,2,3}	High side floating supply offset voltage	V _{B1,2,3} - 25	V _{B1,2,3} +0.3	V	
V _{B1,2,3}	High side floating supply voltage	-0.3	600	V	
V _{CC}	Low Side and logic fixed supply voltage	-0.3	20	V	
V _{IN} , V _{EN} , V _{ITRIP}	Input voltage LIN, HIN, EN, I _{Trip}	-0.3	Lower of $(V_{SS}+15V)$ or $V_{CC}+0.3V$	v	

Absolute Maximum Ratings (Continued)

Inverter Section Electrical Characteristics @T₁= 25°C

Symbol	Parameter	Min	Тур	Мах	Units	Conditions	
V _{(BR)CES}	Collector-to-Emitter Breakdown Voltage	600			v	V _{IN} =5V, I _C =250μA	
$\Delta V_{(BR)CES}$ / ΔT	Temperature Coefficient of Breakdown Voltage		0.57		V/°C	V _{IN} =5V, I _C =1.0mA (25°C - 150°C)	
V	Collector-to-Emitter Saturation		1.70	2.00	v	I_{C} =5A, V_{CC} =15V	
V _{CE(ON)}	Voltage		2.00	2.40	v	I _C =5A, V _{CC} =15V, T _J =150°C	
T	Zero Gate Voltage Collector		5	80	μA	V _{IN} =5V, V ⁺ =600V	
I _{CES}	Current		10		μΑ	V _{IN} =5V, V ⁺ =600V, T _J =150°C	
V _{FM}	Diada Farward Valtaga Dran		1.80	2.35	v	I _C =5A	
V FM	Diode Forward Voltage Drop		1.30	1.70		I _C =5A, T _J =150°C	
V	Bootstrap Diode Forward Voltage			1.25	v	I _F =1A	
V _{BDFM}	Drop			1.10		I _F =1A, T _J =150°C	
R _{BR}	Bootstrap Resistor Value		2		Ω	T _J =25°C	
$\Delta R_{BR}/R_{BR}$	Bootstrap Resistor Tolerance			±5	%	T _J =25°C	
I _{BUS_TRIP}	Current Protection Threshold (positive going)	13.1		16.4	Α	T _J =-40°C to 125°C See fig. 2	



Symbol	Parameter	Min	Тур	Max	Units	Conditions	
E _{ON}	Turn-On Switching Loss		200	235		I _C =5A, V ⁺ =400V	
E _{OFF}	Turn-Off Switching Loss		75	100		V _{cc} =15V, L=2mH	
E _{TOT}	Total Switching Loss		275	335	μĴ	Energy losses include "tail" and diode reverse recovery	
E _{REC}	Diode Reverse Recovery energy		15	25			
t _{RR}	Diode Reverse Recovery time		70	100	ns	See CT1	
E _{ON}	Turn-On Switching Loss		300	360		I _C =5A, V ⁺ =400V	
E _{OFF}	Turn-off Switching Loss		135	165		V _{cc} =15V, L=2mH, T _J =150°C Energy losses include "tail" and diode reverse recovery	
E _{TOT}	Total Switching Loss		435	525	μĴ		
E _{REC}	Diode Reverse Recovery energy		30	40			
t _{RR}	Diode Reverse Recovery time		100	145	ns	See CT1	
Q _G	Turn-On IGBT Gate Charge		29	44	nC	I_{C} =15A, V ⁺ =400V, V _{GE} =15V	
RBSOA	Reverse Bias Safe Operating Area	FULL SQUARE			$T_J=150^{\circ}C, I_C=5A, V_P=600V$ $V^+= 450V$ $V_{CC}=+15V$ to 0V See CT3		
SCSOA	Short Circuit Safe Operating Area	10			μs	$\label{eq:T_J=150°C, V_P=600V,} $V^+= 360V,$V_{CC}=+15V to 0V $$See CT2$}$	
I _{CSC}	Short Circuit Collector Current		47		А	$\label{eq:target_states} \begin{array}{l} T_{J}{=}150^{\circ}\text{C}, \ V_{P}{=}600\text{V}, \ t_{SC}{<}10\mu\text{s} \\ V^{+}{=}\ 360\text{V}, \ V_{GE}{=}15\text{V} \\ V_{CC}{=}{+}15\text{V} \ to \ 0\text{V} \qquad \text{See CT2} \end{array}$	

Inverter Section Switching Characteristics @ T_J = 25°C

Recommended Operating Conditions Driver Function

The Input/Output logic timing diagram is shown in Figure 1. For proper operation the device should be used within the recommende conditions. All voltages are absolute referenced to COM/I_{TRIP} . The V_S offset is tested with all supplies biased at 15V differential (Note 3)

Symbol	Definition	Min	Max	Units
V _{B1,2,3}	High side floating supply voltage	V _s +12	V _s +20	v
V _{S1,2,3}	High side floating supply offset voltage	Note 4	450	v
V _{cc}	Low side and logic fixed supply voltage	12	20	v
V _{ITRIP}	I _{TRIP} input voltage	V _{SS}	V _{SS} +5	v
V _{IN}	Logic input voltage LIN, HIN	V _{SS}	V _{SS} +5	V
V _{EN}	Logic input voltage EN	V _{SS}	V _{SS} +5	V

Note 3: For more details, see IR21363 data sheet

Note 4: Logic operational for V_s from COM-5V to COM+600V. Logic state held for V_s from COM-5V to COM- V_{BS} . (please refer to DT97-3 for more details)

www.irf.com

4



Static Electrical Characteristics Driver Function

 V_{BIAS} (V_{CC} , $V_{BS1,2,3}$)=15V, unless otherwise specified. The V_{IN} and I_{IN} parameters are referenced to COM/ I_{TRIP} and are applicable to all six channels. (Note 3)

Symbol	Definition	Min	Тур	Мах	Units
V_{INH} , V_{ENH}	Logic "0" input voltage	3.0			V
V_{INL} , V_{ENL}	Logic "1" input voltage			0.8	V
V _{CCUV+} , V _{BSUV+}	V_{CC} and V_{BS} supply undervoltage Positive going threshold	10.6	11.1	11.6	V
V _{CCUV-} , V _{BSUV-}	V_{CC} and V_{BS} supply undervoltage Negative going threshold	10.4	10.9	11.4	V
V _{CCUVH} , V _{BSUVH}	V_{CC} and V_{BS} supply undervoltage lock-out hysteresis		0.2		V
V _{IN,Clamp}	Input Clamp Voltage (HIN, LIN, I_{TRIP}) I_{IN} =10µA	4.9	5.2	5.5	V
I _{QBS}	Quiescent V_{BS} supply current V_{IN} =0V			165	μA
I _{QCC}	Quiescent V_{CC} supply current $V_{IN}=0V$			3.35	mA
I _{LK}	Offset Supply Leakage Current			60	μA
I _{IN+} , I _{EN+}	Input bias current V _{IN} =5V		200	300	μA
I _{IN-} , I _{EN-}	Input bias current V _{IN} =0V		100	220	μA
I _{TRIP+}	I_{TRIP} bias current $V_{ITRIP}=5V$		30	100	μA
I _{TRIP-}	I_{TRIP} bias current $V_{ITRIP}=0V$		0	1	μA
V(I _{TRIP})	I _{TRIP} threshold Voltage		490	540	mV
V(I _{TRIP} , HYS)	I _{TRIP} Input Hysteresis		70		mV
R _{ON} , FLT	Fault Output ON Resistance		50	100	ohm

Dynamic Electrical Characteristics

Driver only timing unless otherwise specified.)

Symbol	Parameter	Min	Тур	Мах	Units	Conditions
T _{ON}	Input to Output propagation turn- on delay time (see fig.11)		590		ns	V _{CC} =V _{BS} = 15V, I _C =10A, V ⁺ =400V
T _{OFF}	Input to Output propagation turn- off delay time (see fig. 11)		700		ns	V _{CC} -V _{BS} -13V, 1 _C -10A, V -400V
T _{FLIN}	Input Filter time (HIN, LIN)	100	200		ns	V _{IN} =0 & V _{IN} =5V
T _{BLT-Trip}	I_{TRIP} Blancking Time	100	150		ns	V _{IN} =0 & V _{IN} =5V
D _T	Dead Time ($V_{BS}=V_{DD}=15V$)	220	290	360	ns	$V_{BS}=V_{CC}=15V$
M _T	Matching Propagation Delay Time (On & Off)		40	75	ns	V_{CC} = V_{BS} = 15V, external dead time> 400ns
T _{ITrip}	I _{Trip} to six switch to turn-off propagation delay (see fig. 2)			1.75	μs	$V_{CC} = V_{BS} = 15V, I_C = 10A, V^+ = 400V$
Τ	Post I_{Trip} to six switch to turn-off		7.7		mc	$T_{\rm C} = 25^{\circ}{\rm C}$
T _{FLT-CLR}	clear time (see fig. 2)		6.7		ms	$T_{\rm C} = 100^{\circ}{\rm C}$

International **IOR** Rectifier

Thermal and Mechanical Characteristics

Symbol	Parameter	Min	Тур	Мах	Units	Conditions
R _{th(J-C)}	Thermal resistance, per IGBT		4.2	4.7		Flat, greased surface. Heatsink
R _{th(J-C)}	Thermal resistance, per Diode		5.5	6.5	°C/W	compound thermal conductivity
R _{th(C-S)}	Thermal resistance, C-S		0.1			1W/mK
C _D	Creepage Distance	3.2			mm	See outline Drawings


Internal Current Sensing Resistor - Shunt Characteristics

Symbol	Parameter	Min	Тур	Мах	Units	Conditions
R _{Shunt}	Resistance	33.0	33.3	33.7	mΩ	T _C = 25°C
T _{Coeff}	Temperature Coefficient	0		200	ppm/°C	
P _{Shunt}	Power Dissipation			2.2	W	-40°C< T _C <100°C
T _{Range}	Temperature Range	-40		125	°C	


Internal NTC - Thermistor Characteristics

Parameter	Definition	Min	Тур	Max	Units	Conditions
R ₂₅	Resistance	97	100	103	kΩ	T _C = 25°C
R ₁₂₅	Resistance	2.25	2.52	2.80	kΩ	T _C = 125°C
В	B-constant (25-50°C)	4165	4250	4335	k	$R_2 = R_1 e^{[B(1/T2 - 1/T1)]}$
Temperature Range		-40		125	°C	
Typ. Dissipation constant			1		mW/°C	T _C = 25°C

Input-Output Logic Level Table



FLT- EN	\mathbf{I}_{TRIP}	HIN1,2,3	LIN1,2,3	U,V,W
1	0	0	1	V ⁺
1	0	1	0	0
1	0	1	1	Off
1	1	Х	Х	Off
0	Х	Х	Х	Off



- 3-4) Delay between driver identification of over-current condition and disabling of all outputs
- 4) Current starts decreasing, eventually reaching 0
- 5) Current goes below $I_{BUS trip}$, the driver starts its auto-reset sequence
- 6) Driver is automatically reset and normal operation can resume (over-current condition must be removed
- by the time the drivers automatically resets itself)

Figure 2. I_{Trin} Timing Waveform

Note 5: The shaded area indicates that both high-side and low-side switches are off and therefore the half-bridge output voltage would be determined by the direction of current flow in the load.

www.irf.com

International


Module Pin-Out Description

Pin	Name	Description
1	V _{B3}	High Side Floating Supply Voltage 3
2	W,V _{S3}	Output 3 - High Side Floating Supply Offset Voltage
3	NA	none
4	V _{B2}	High Side Floating Supply voltage 2
5	V,V _{S2}	Output 2 - High Side Floating Supply Offset Voltage
6	NA	none
7	V _{B1}	High Side Floating Supply voltage 1
8	U, V _{S1}	Output 1 - High Side Floating Supply Offset Voltage
9	NA	none
10	V ⁺	Positive Bus Input Voltage
11	NA	none
12	V	Negative Bus Input Voltage
13	V _{TH}	Temperature Feedback
14	V _{CC}	+15V Main Supply
15	H _{IN1}	Logic Input High Side Gate Driver - Phase 1
16	H _{IN2}	Logic Input High Side Gate Driver - Phase 2
17	H _{IN3}	Logic Input High Side Gate Driver - Phase 3
18	L _{IN1}	Logic Input Low Side Gate Driver - Phase 1
19	L _{IN2}	Logic Input Low Side Gate Driver - Phase 2
20	L _{IN3}	Logic Input Low Side Gate Driver - Phase 3
21	FLT/Enable	Fault Output and Enable Pin
22	I _{TRIP}	Current Sense and Itrip Pin
23	V _{SS}	Negative Main Supply





Typical Application Connection IRAMS10UP60B



1. Electrolytic bus capacitors should be mounted as close to the module bus terminals as possible to reduce ringing and EMI problems. Additional high frequency ceramic capacitor mounted close to the module pins will further improve performance.

2. In order to provide good decoupling between $V_{CC}-V_{SS}$ and $V_{B1,2,3}-V_{S1,2,3}$ terminals, the capacitors shown connected between these terminals should be located very close to the module pins. Additional high frequency capacitors, typically 0.1µF, are strongly recommended.

3. Value of the boot-strap capacitors depends upon the switching frequency. Their selection should be made based on IR design tip DN 98-2a, application note AN-1044 or Figure 9. Bootstrap capacitor value must be selected to limit the power dissipation of the internal resistor in series with the V_{CC} . (see maximum ratings Table on page 3).

4. Current sense signal can be obtained from pin 22 and pin 23. Care should be taken to avoid having inverter current flowing through pin 22 to mantain required current measurement accuracy.

5. After approx. 8ms the FAULT is reset. (see Dynamic Characteristics Table on page 5).

6. PWM generator must be disabled within Fault duration to garantee shutdown of the system, overcurrent condition must be cleared before resuming operation.

7. Fault/Enable pin must be pulled-up to +5V.

International




Figure 3. Maximum Sinusoidal Phase Current vs. PWM Switching Frequency $V^{+}{=}400V$, $T_{J}{=}150^{\circ}\text{C},$ Modulation Depth=0.8, PF=0.6




Figure 4. Maximum Sinusoidal Phase Current vs. Modulation Frequency V⁺=400V, T_J =150°C, T_C =100°C, Modulation Depth=0.8, PF=0.6

International




Figure 5. Total Power Losses vs. PWM Switching Frequency, Sinusoidal modulation $V^+{=}400V$, $T_J{=}150^\circ C,$ Modulation Depth=0.8, PF=0.6




Figure 6. Total Power Losses vs. Output Phase Current, Sinusoidal modulation $V_{BUS}{=}400V\ ,\ T_J{=}150^{\circ}C, \quad Modulation\ Depth{=}0.8,\ PF{=}0.6$




Figure 7. Maximum Allowable Case temperature vs. Output RMS Current per Phase




Figure 8. Estimated Maximum IGBT Junction Temperature vs. Thermistor Temperature

International




Figure 9. Thermistor Readout vs. Temperature (47kohm pull-up resistor, 5V) and Nominal Thermistor Resistance values vs. Temperature Table.




Figure 10. Recommended Bootstrap Capacitor Value vs. Switching Frequency

International **TOR** Rectifier




Figure 11a. Input to Output Propagation turn-on Delay Time




Figure 11b. Input to Output Propagation turn-off Delay Time




Figure 11c. Diode Reverse Recovery




Figure CT1. Switching Loss Circuit




Figure CT2. S.C.SOA Circuit







Figure CT3. R.B.SOA Circuit

www.irf.com

IRAMS10UP60B









15


Package Outline IRAMS10UP60B





Dimensions in mm For mounting instruction see AN-1049

missing pin : 3,6,9,11



International

ICR Rectifier

- note1: Unit Tolerance is <u>+</u>0.5mm, Unless Otherwise Specified.
- note2: Mirror Surface Mark indicates Pin1 Identification.

note3: Part Number Marking.

Characters Font in this drawing differs from Font shown on Module.


note4: Lot Code Marking. Characters Font in this drawing differs from Font shown on Module.

note5: "P" Character denotes Lead Free. Characters Font in this drawing differs from Font shown on Module. 2.0

IRAMS10UP60B

56.0 note3 note5 note4 4DB00 IRAMS10UP60B-2 note2 0.6-0.05

Package Outline IRAMS10UP60B-2




22X2.0=44.0

Ω

Dimensions in mm For mounting instruction see AN-1049

missing pin : 3,6,9,11



- note1: Unit Tolerance is +0.5mm, Unless Otherwise Specified.
- note2: Mirror Surface Mark indicates Pin1 Identification.
- note3: Part Number Marking. Characters Font in this drawing differs from Font shown on Module.
- note4: Lot Code Marking. Characters Font in this drawing differs from Font shown on Module.
- note5: "P" Character denotes Lead Free. Characters Font in this drawing differs from Font shown on Module.

ICR Rectifier Data and Specifications are subject to change without notice IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105 TAC Fax: (310) 252-7903 Visit us at www.irf.com for sales contact information 2012-12-19

www.irf.com

International