

## **Contents**

Pin Configurations	3
Selection Guide	
Pin Definitions	4
Architecture	4
Functional Overview	4
Write Operation	4
Read Operation	5
Interrupts	5
Busy	
Master/Slave	5
Semaphore Operation	5
Maximum Ratings	6
Operating Range	6
Electrical Characteristics	6
Capacitance	7
AC Test Loads and Waveforms	7
Data Retention Mode	7
Timing	7
Switching Characteristics	
Switching Waveforms	

Non-Contending Read/Write	16
Interrupt Operation Example	16
Semaphore Operation Example	
Ordering Information	17
16K × 8 Asynchronous Dual-Port SRAM	17
Ordering Code Definitions	
Package Diagrams	18
Acronyms	20
Document Conventions	20
Units of Measure	20
Document History Page	21
Sales, Solutions, and Legal Information	22
Worldwide Sales and Design Support	22
Products	22
PSoC® Solutions	22
Cypress Developer Community	22
Technical Support	



# **Pin Configurations**

Figure 1. 68-pin PLCC pinout Top View





Figure 2. 64-pin TQFP pinout Top View



Document Number: 38-06045 Rev. \*K Page 3 of 22



## Selection Guide

Description	CY7C006A -20	Unit
Maximum Access Time	20	ns
Typical Operating Current	180	mA
Typical Standby Current for I <sub>SB1</sub> (Both Ports TTL Level)	45	mA
Typical Standby Current for I <sub>SB3</sub> (Both Ports CMOS Level)	0.05	mA

### **Pin Definitions**

Left Port	Right Port	Description
CEL	CE <sub>R</sub>	Chip Enable
$R/\overline{W}_L$	R/W <sub>R</sub>	Read/Write Enable
OEL	OE <sub>R</sub>	Output Enable
A <sub>0L</sub> -A <sub>13L</sub>	A <sub>0R</sub> -A <sub>13R</sub>	Address
I/O <sub>0L</sub> –I/O <sub>7L</sub>	I/O <sub>0R</sub> –I/O <sub>7R</sub>	Data Bus Input/Output
SEM <sub>L</sub>	SEM <sub>R</sub>	Semaphore Enable
INT <sub>L</sub>	ĪNT <sub>R</sub>	Interrupt Flag
BUSYL	BUSYR	Busy Flag
M/S		Master or Slave Select
V <sub>CC</sub>		Power
GND		Ground
NC		No Connect

### Architecture

The CY7C006A consists of an array 16K words of 8 bits of dual-port RAM cells, I/O and address lines, and control signals (CE, OE, R/W). These control pins permit independent access for reads or writes to any location in memory. To handle simultaneous writes/reads to the same location, a BUSY pin is provided on each port. Two Interrupt (INT) pins can be utilized for port-to-port communication. Two Semaphore (SEM) control pins are used for allocating shared resources. With the M/S pin, the devices can function as a master (BUSY pins are outputs) or as a slave (BUSY pins are inputs). The devices also have an automatic power-down feature controlled by CE. Each port is provided with its own Output Enable control (OE), which allows data to be read from the device.

## **Functional Overview**

The CY7C006A is low-power CMOS 16K × 8 dual-port static RAMs. Various arbitration schemes are included on the devices to handle situations when multiple processors access the same piece of data. Two ports are provided, permitting independent, asynchronous access for reads and writes to any location in memory. The devices can be utilized as standalone 8-bit dual-port static RAMs or multiple devices can be combined in order to function as a 16-bit or wider master/slave dual-port static RAM. An M/S pin is provided for implementing 16-bit or wider

memory applications without the need for separate master and slave devices or additional discrete logic. Application areas include interprocessor/multiprocessor designs, communications status buffering, and dual-port video/graphics memory.

Each port has independent control pins: Chip Enable (CE), Read or Write Enable (R/W), and Output Enable (OE). Two flags are provided on each port (BUSY and INT). BUSY signals that the port is trying to access the same location currently being accessed by the other port. The Interrupt flag (INT) permits communication between ports or systems by means of a mail box. The semaphores are used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphore logic is comprised of eight shared latches. Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power-down feature is controlled independently on each port by a Chip Select (CE) pin.

The CY7C006A is available in 68-pin PLCC package, the CY7C006A is also available in 64-pin TQFP package.

### Write Operation

Data must be set up for a duration of  $t_{SD}$  before the rising edge of R/W in order to guarantee <u>a</u> valid write. A write operation is controlled by eith<u>er</u> the R/W pin (see Write Cycle No. 1 waveform) or the  $\overline{CE}$  pin (see Write Cycle No. 2 waveform). Required inputs for non-contention operations are summarized

Document Number: 38-06045 Rev. \*K Page 4 of 22



### in Non-Contending Read/Write on page 16.

If a location is being written to by one port and the opposite port attempts to read that location, a port-to-port flowthrough delay must occur before the data is read on the output; otherwise the data read is not deterministic. Data will be valid on the port t<sub>DDD</sub> after the data is presented on the other port.

### **Read Operation**

### Interrupts

The upper two memory locations may be used for message passing. The highest memory location (3FFF) is the mailbox for the right port and the second-highest memory location (3FFE) is the mailbox for the left port. When one port writes to the other port's mailbox, an interrupt is generated to the owner. The interrupt is reset when the owner reads the contents of the mailbox. The message is user defined.

Each port can read the other port's mailbox without resetting the interrupt. The active state of the busy signal (to a port) prevents the port from setting the interrupt to the winning port. Also, an active busy to a port prevents that port from reading its own mailbox and, thus, resetting the interrupt to it.

If an application does not require message passing, do not connect the interrupt pin to the processor's interrupt request input pin. The operation of the interrupts and their interaction with Busy are summarized in Interrupt Operation Example on page 16.

## Busy

The CY7C006A provides on-chip arbitration to resolve  $\underline{\text{sim}}$ ultaneous memory location access (contention). If both ports'  $\overline{\text{CE}}$ s are asserted and an address match occurs within  $t_{PS}$  of each other, the busy logic will determine which port has access. If  $t_{PS}$  is violated, one port will definitely gain permission to the location, but it is not predictable which port will get that permission.  $\underline{\text{BUSY}}$  will be asserted  $t_{BLA}$  after an address match or  $t_{BLC}$  after  $\overline{\text{CE}}$  is taken LOW.

## Master/Slave

A M/S pin is provided in order to expand the word width by configuring the device as either a master or a slave. The BUSY output of the master is connected to the BUSY input of the slave. This will allow the device to interface to a master device with no external components. Writing to slave devices must be delayed until after the BUSY input has settled (t<sub>BLC</sub> or t<sub>BLA</sub>), otherwise,

the slave chip may begin a write cycle during a contention situation. When tied HIGH, the M/S pin\_allows the device to be used as a master and, therefore, the BUSY line is an output. BUSY can then be used to send the arbitration outcome to a slave.

### **Semaphore Operation**

The CY7C006A provides eight semaphore latches, which are separate from the dual-port memory locations. Semaphores are used to reserve resources that are shared between the two ports. The state of the semaphore indicates that a resource is in use. For example, if the left port wants to request a given resource, it sets a latch by writing a zero to a semaphore location. The left port then verifies its success in setting the latch by reading it. After writing to the semaphore, SEM or OE must be deasserted for t<sub>SOP</sub> before attempting to read the semaphore. The semaphore value will be available  $t_{\mbox{SWRD}}$  +  $t_{\mbox{DOE}}$  after the rising edge of the semaphore write. If the left port was successful (reads a zero), it assumes control of the shared resource, otherwise (reads a one) it assumes the right port has control and continues to poll the semaphore. When the right side has relinquished control of the semaphore (by writing a one), the left side will succeed in gaining control of the semaphore. If the left side no longer requires the semaphore, a one is written to cancel its request.

Semaphores are accessed by asserting  $\overline{\text{SEM}}$  LOW. The  $\overline{\text{SEM}}$  pin functions as a chip select for the semaphore latches ( $\overline{\text{CE}}$  must remain HIGH during  $\overline{\text{SEM}}$  LOW).  $A_{0-2}$  represents the semaphore address.  $\overline{\text{OE}}$  and R/W are used in the same manner as a normal memory access. When writing or reading a semaphore, the other address pins have no effect.

When writing to the semaphore, only  $I/O_0$  is used. If a zero is written to the left port of an available semaphore, a one will appear at the same semaphore address on the right port. That semaphore can now only be modified by the side showing zero (the left port in this case). If the left port now relinquishes control by writing a one to the semaphore, the semaphore will be set to one for both sides. However, if the right port had requested the semaphore (written a zero) while the left port had control, the right port would immediately own the semaphore as soon as the left port released it. Semaphore Operation Example on page 16 shows sample semaphore operations.

When reading a semaphore, all data lines output the semaphore value. The read value is latched in an output register to prevent the semaphore from changing state during a write from the other port. If both ports attempt to access the semaphore within  $t_{\rm SPS}$  of each other, the semaphore will definitely be obtained by one side or the other, but there is no guarantee which side will control the semaphore.

Document Number: 38-06045 Rev. \*K Page 5 of 22



# **Maximum Ratings**

Exceeding maximum ratings [2] may shorten the useful life of the device. User guidelines are not tested. Storage Temperature ......-65 °C to +150 °C Ambient Temperature Supply Voltage to Ground Potential .....-0.3 V to +7.0 V DC Voltage Applied to Outputs in High Z State ......—0.5 V to +7.0 V

DC Input Voltage [3]	0.5 V to +7.0 V
Output Current into Outputs (LOW) .	20 mA
Static Discharge Voltage	> 2001V
Latch-Up Current	> 200 mA

# **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0 °C to +70 °C	5 V ± 10%

## **Electrical Characteristics**

Over the Operating Range

				CY7C006A		
Parameter	Description			-20		
			Min	Тур	Max	
V <sub>OH</sub>	Output HIGH Voltage (V <sub>CC</sub> = Min, I <sub>OH</sub> = -4.0 mA)		2.4	-	-	V
$V_{OL}$	Output LOW Voltage (V <sub>CC</sub> = Min, I <sub>OH</sub> = +4.0 mA)		_		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.2		_	V
V <sub>IL</sub>	Input LOW Voltage		_		0.8	V
I <sub>OZ</sub>	Output Leakage Current		-10		10	μΑ
I <sub>CC</sub>	Operating Current (V <sub>CC</sub> = Max, I <sub>OUT</sub> = 0 mA), Outputs Disabled	Commercial	-	180	275	mA
		Industrial		-	_	mA
I <sub>SB1</sub>	Standby Current (Both Ports TTL Level),	Commercial		45	65	mA
	$CE_L \& CE_R \ge V_{IH}, f = f_{MAX}$	Industrial		_		mA
I <sub>SB2</sub>	Standby Current (One Port TTL Level),	Commercial		110	160	mA
	$CE_L \mid CE_R \ge V_{IH}, f = f_{MAX}$	Industrial		_		mA
I <sub>SB3</sub>		Commercial		0.05	0.5	mA
		Industrial		-	_	mA
I <sub>SB4</sub>	Standby Current (One Port CMOS Level), $CE_L \mid CE_R \ge V_{IH}, f = f_{MAX}^{[3, 4]}$	Commercial		100	140	mA
	$CE_L \mid CE_R \ge V_{IH}, f = f_{MAX}^{[3, 4]}$	Industrial		_		mA

- The Voltage on any input or I/O pin cannot exceed the power pin during power-up.
   Pulse width < 20 ns.

Document Number: 38-06045 Rev. \*K Page 6 of 22

 $f_{MAX} = 1/t_{RC}$  = All inputs cycling at f =  $1/t_{RC}$  (except output enable). f = 0 means no address or control lines change. This applies only to inputs at CMOS level standby





# Capacitance

Parameter [5]	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = 5.0 \text{V}$	10	pF
C <sub>OUT</sub>	Output Capacitance		10	pF

## AC Test Loads and Waveforms

Figure 3. AC Test Loads and Waveforms





(a) Normal Load (Load 1)

(b) Thévenin Equivalent (Load 1)


(c) Three-State Delay (Load 2) (Used for  $t_{LZ}$ ,  $t_{HZ}$ ,  $t_{HZWE}$ , &  $t_{LZWE}$ including scope and jig)

## **Data Retention Mode**

The CY7C006A is designed with battery backup in mind. Data retention voltage and supply current are guaranteed over temperature. The following rules ensure data retention:

- 1. Chip Enable (CE) must be held HIGH during data retention, within  $V_{CC}$  to  $V_{CC}$  – 0.2 V.
- 2.  $\overline{\text{CE}}$  must be kept between V<sub>CC</sub> 0.2 V and 70% of V<sub>CC</sub> during the power-up and power-down transitions.
- 3. The RAM can begin operation  $>t_{RC}$  after  $V_{CC}$  reaches the minimum operating voltage (4.5 V).

# **Timing**



Parameter	Test Conditions [6]	Max	Unit
ICC <sub>DR1</sub>	@ VCC <sub>DR</sub> = 2 V	1.5	mA

### Notes

- 5. Tested initially and after any design or process changes that may affect these parameters.
   6. CE = V<sub>CC</sub>, V<sub>in</sub> = GND to V<sub>CC</sub>, T<sub>A</sub> = 25°C. This parameter is guaranteed but not tested.



# **Switching Characteristics**

Over the Operating Range

		CY70	006A	
Parameter [7]	Description		20	Unit
		Min	Max	
READ CYCLE		<u> </u>		•
t <sub>RC</sub>	Read Cycle Time	20	_	ns
t <sub>AA</sub>	Address to Data Valid	_	20	ns
t <sub>OHA</sub>	Output Hold From Address Change	3	_	ns
t <sub>ACE</sub> <sup>[8]</sup>	CE LOW to Data Valid	-	20	ns
tooe	OE LOW to Data Valid	-	12	ns
t <sub>LZOE</sub> <sup>[9, 10, 11]</sup>	OE LOW to Low Z	3	_	ns
t <sub>HZOE</sub> [9, 10, 11]	OE HIGH to High Z	-	12	ns
t <sub>LZCE</sub> [9, 10, 11]	CE LOW to Low Z	3	_	ns
t <sub>HZCE</sub> [9, 10, 11]	CE HIGH to High Z	-	12	ns
t <sub>PU</sub> <sup>[11]</sup>	CE LOW to Power-Up	0	_	ns
t <sub>PD</sub> <sup>[11]</sup>	CE HIGH to Power-Down – 20			
WRITE CYCL	E	<u> </u>		
t <sub>WC</sub>	Write Cycle Time	20	_	ns
t <sub>SCE</sub> <sup>[8]</sup>	CE LOW to Write End	15	_	ns
t <sub>AW</sub>	Address Valid to Write End	15	_	ns
t <sub>HA</sub>	Address Hold From Write End	0	_	ns
t <sub>SA</sub> <sup>[8]</sup>	Address Set-Up to Write Start	0	_	ns
t <sub>PWE</sub>	Write Pulse Width	15	_	ns
t <sub>SD</sub>	Data Set-Up to Write End	15	_	ns
t <sub>HD</sub> <sup>[12]</sup>	Data Hold From Write End	0	_	ns
t <sub>HZWE</sub> <sup>[10, 11]</sup>	R/W LOW to High Z	_	12	ns
t <sub>LZWE</sub> [10, 11]	R/W HIGH to Low Z	3	_	ns
t <sub>WDD</sub> <sup>[13]</sup>	Write Pulse to Data Delay	_	45	ns
t <sub>DDD</sub> <sup>[13]</sup>	Write Data Valid to Read Data Valid	-	30	ns

### Note

Document Number: 38-06045 Rev. \*K Page 8 of 22

<sup>7.</sup> Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified I<sub>OI</sub>/I<sub>OH</sub> and 30-pF load capacitance.

and 30-pF load capacitance.

8. To access RAM, CE = L, SEM = H. To access semaphore, CE = H and SEM = L. Either condition must be valid for the entire t<sub>SCE</sub> time.

9. At any given temperature and voltage condition for any given device, t<sub>HZCE</sub> is less than t<sub>LZOE</sub> and t<sub>HZOE</sub> is less than t<sub>LZOE</sub>.

<sup>10.</sup> Test conditions used are Load 3.

<sup>11.</sup> This parameter is guaranteed but not tested.

<sup>12.</sup> For 15 ns industrial parts t<sub>HD</sub> Min. is 0.5 ns.

<sup>13.</sup> For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.



# **Switching Characteristics** (continued)

Over the Operating Range

		CY70	006A	
Parameter [7]	Description	-20		Unit
		Min	Max	
BUSY TIMING	[14]			
t <sub>BLA</sub>	BUSY LOW from Address Match	20	ns	
t <sub>BHA</sub>	BUSY HIGH from Address Mismatch	-	20	ns
t <sub>BLC</sub>	BUSY LOW from CE LOW	-	20	ns
t <sub>BHC</sub>	BUSY HIGH from CE HIGH	-	17	ns
t <sub>PS</sub>	Port Set-Up for Priority	5	-	ns
t <sub>WB</sub>	R/W HIGH after BUSY (Slave)	0	-	ns
t <sub>WH</sub>	R/W HIGH after BUSY HIGH (Slave)			
t <sub>BDD</sub> <sup>[15]</sup>	BUSY HIGH to Data Valid	-	20	ns
INTERRUPT T	TIMING [14]			
t <sub>INS</sub>	INT Set Time	_	20	ns
t <sub>INR</sub>	INT Reset Time – 20			
SEMAPHORE	TIMING			
t <sub>SOP</sub>	SEM Flag Update Pulse (OE or SEM)			
t <sub>SWRD</sub>	SEM Flag Write to Read Time 5 -			
t <sub>SPS</sub>	SEM Flag Contention Window 5 –			
t <sub>SAA</sub>	SEM Address Access Time	-	20	ns

Document Number: 38-06045 Rev. \*K Page 9 of 22

<sup>14.</sup> Test conditions used are Load 2.

15. t<sub>BDD</sub> is a calculated parameter and is the greater of t<sub>WDD</sub>-t<sub>PWE</sub> (actual) or t<sub>DDD</sub>-t<sub>SD</sub> (actual).



# **Switching Waveforms**

Figure 4. Read Cycle No. 1 (Either Port Address Access) [16, 17, 18]




Figure 5. Read Cycle No. 2 (Either Port CE/OE Access) [16, 19, 20]





Figure 6. Read Cycle No. 3 (Either Port)  $^{[16,\ 18,\ 19,\ 20]}$ 



## Notes

- 16. R/W is HIGH for read cycles.
- 17. Device is continuously selected  $\overline{CE} = V_{IL}$ . This waveform cannot be used for semaphore reads.

  18.  $\overline{OE} = V_{IL}$ .

  19. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.

  20. To access RAM,  $\overline{CE} = V_{IL}$ ,  $\overline{SEM} = V_{IH}$ . To access semaphore,  $\overline{CE} = V_{IH}$ ,  $\overline{SEM} = V_{IL}$ .



Figure 7. Write Cycle No. 1 (R/W Controlled Timing) [21, 22, 23, 24]





Figure 8. Write Cycle No. 2 (CE Controlled Timing) [21, 22, 23, 28]



### Notes

- Notes

  21. R/W or CE must be HIGH during all address transitions.

  22. A write occurs during the overlap (t<sub>SCE</sub> or t<sub>PWE</sub>) of a LOW CE or SEM.

  23. t<sub>HA</sub> is measured from the earlier of CE or R/W or (SEM or R/W) going HIGH at the end of write cycle.

  24. If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of t<sub>PWE</sub> or (t<sub>HZWE</sub> + t<sub>SD</sub>) to allow the I/O drivers to turn off and data to be placed on the bus for the required t<sub>SD</sub>. If OE is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified them.
- specified t<sub>PWE</sub>.

  25. To access RAM,  $\overline{\text{CE}} = \text{V}_{\text{IL}}$ ,  $\overline{\text{SEM}} = \text{V}_{\text{IH}}$ .

  26. Transition is measured ±500 mV from steady state with a 5-pF load (including scope and jig). This parameter is sampled and not 100% tested.
- 27. During this period, the I/O pins are in the output state, and input signals must not be applied.

  28. If the CE or SEM LOW transition occurs simultaneously with or after the RW LOW transition, the outputs remain in the high-impedance state.



Figure 9. Semaphore Read After Write Timing, Either Side [29]





Figure 10. Timing Diagram of Semaphore Contention  $^{[30,\ 31,\ 32]}$ 



- 29. CE = HIGH for the duration of the above timing (both write and read cycle). 30.  $I/O_{0R} = I/O_{0L} = LOW$  (request semaphore);  $\overline{CE}_R = \overline{CE}_L = HIGH$ . 31. Semaphores are reset (available to both ports) at cycle start.

- 32. If t<sub>SPS</sub> is violated, the semaphore will definitely be obtained by one side or the other, but which side will get the semaphore is unpredictable.



Figure 11. Timing Diagram of Read with BUSY (M/S = HIGH) [33]





Figure 12. Write Timing with Busy Input ( $M/\overline{S} = LOW$ )



Note  $33. \overline{CE}_L = \overline{CE}_R = LOW.$ 



Figure 13. Busy Timing Diagram No. 1 ( $\overline{\text{CE}}$  Arbitration) [34]






Figure 14. Busy Timing Diagram No. 2 (Address Arbitration)  $^{[34]}$ 

## Left Address Valid First:




## **Right Address Valid First:**



34. If t<sub>PS</sub> is violated, the busy signal will be asserted on one side or the other, but there is no guarantee to which side BUSY will be asserted.



Figure 15. Interrupt Timing Diagrams



### Notes

<sup>35.</sup>  $t_{HA}$  depends on which enable pin  $(\overline{CE}_L \text{ or } \underline{R/W}_L)$  is deasserted first. 36.  $t_{INS}$  or  $t_{INR}$  depends on which enable pin  $(\overline{CE}_L \text{ or } R/\overline{W}_L)$  is asserted last.



# Non-Contending Read/Write

	Inputs Outp		Inputs		Outputs	
CE	R/W	Œ	SEM	I/O <sub>0</sub> –I/O <sub>8</sub>	Operation	
Н	X	Χ	Н	High Z	Deselected: Power-Down	
Н	Н	L	L	Data Out	Read Data in Semaphore Flag	
Х	Х	Н	Х	High Z	I/O Lines Disabled	
Н	7	Χ	L	Data In	Write into Semaphore Flag	
L	Н	L	Н	Data Out	Read	
L	L	Х	Н	Data In	Write	
L	Х	Х	L		Not Allowed	

# **Interrupt Operation Example**

(Assumes  $\overline{\text{BUSY}}_{\text{L}} = \overline{\text{BUSY}}_{\text{R}} = \text{HIGH}$ )

	Left Port					Right Port				
Function	R/W <sub>L</sub>	CE	OEL	A <sub>0L-14L</sub>	INT <sub>L</sub>	R/W <sub>R</sub>	CER	OE <sub>R</sub>	A <sub>0R-14R</sub>	INT <sub>R</sub>
Set Right INT <sub>R</sub> Flag	L	L	Х	3FFF	Х	Х	Х	Х	X	L <sup>[37]</sup>
Reset Right INT <sub>R</sub> Flag	Х	Χ	Х	X	Х	Х	L	L	3FFF	H <sup>[38]</sup>
Set Left INT <sub>L</sub> Flag	Х	Х	Х	Х	L <sup>[38]</sup>	L	L	Х	3FFE	Х
Reset Left INT <sub>L</sub> Flag	Х	L	L	3FFE	H <sup>[37]</sup>	Х	Х	Х	X	Х

# **Semaphore Operation Example**

Function	I/O <sub>0</sub> -I/O <sub>8</sub> Left	I/O <sub>0</sub> –I/O <sub>8</sub> Right	Status
No action	1	1	Semaphore free
Left port writes 0 to semaphore	0	1	Left Port has semaphore token
Right port writes 0 to semaphore	0	1	No change. Right side has no write access to semaphore
Left port writes 1 to semaphore	1	0	Right port obtains semaphore token
Left port writes 0 to semaphore	1	0	No change. Left port has no write access to semaphore
Right port writes 1 to semaphore	0	1	Left port obtains semaphore token
Left port writes 1 to semaphore	1	1	Semaphore free
Right port writes 0 to semaphore	1	0	Right port has semaphore token
Right port writes 1 to semaphore	1	1	Semaphore free
Left port writes 0 to semaphore	0	1	Left port has semaphore token
Left port writes 1 to semaphore	1	1	Semaphore free

Notes 37. If  $\frac{BUSY}{L} = L$ , then no change. 38. If  $\frac{BUSY}{R} = L$ , then no change.




# **Ordering Information**

## 16K × 8 Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
20	CY7C006A-20AXC	A65	64-pin TQFP (Pb-free)	Commercial
	CY7C006A-20AXI	A65	64-pin TQFP (Pb-free)	Industrial
	CY7C006A-20JXC	J81	68-pin PLCC (Pb-free)	Commercial

## **Ordering Code Definitions**




Document Number: 38-06045 Rev. \*K Page 17 of 22



# **Package Diagrams**

Figure 16. 64-pin TQFP (14 × 14 × 1.4 mm) A64SA Package Outline, 51-85046



SYMBOL	DIMENSIONS				
STIVIBUL	MIN.	NOM.	MAX.		
Α	_	_	1.60		
A1	0.05	_	0.15		
A2	1.35	1.40	1.45		
D	15.75	16.00	16.25		
D1	13.95	14.00	14.05		
Е	15.75	16.00	16.25		
E1	13.95	14.00	14.05		
R1	0.08	_	0.20		
R2	0.08	_	0.20		
θ	0°	_	7°		
θ1	0°	_			
θ2	11°	12°	13°		
С	_	_	0.20		
b	0.30	0.35	0.40		
L	0.45	0.60	0.75		
L1	1.00 REF				
L2	0.25 BSC				
L3	0.20				
е	0.80 TYP				

DIMENSIONS

## NOTE:


- 1. JEDEC STD REF MS-026
- 2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.0098 in (0.25 mm) PER SIDE BODY LENGTH DIMENSIONS ARE MAX PLASTIC BODY SIZE INCLUDING MOLD MISMATCH 3. DIMENSIONS IN MILLIMETERS

51-85046 \*H



# Package Diagrams (continued)

Figure 17. 68-pin PLCC (0.958 × 0.958 Inches) Package Outline, 51-85005



DIMENSIONS IN INCHES  $\frac{\text{MIN.}}{\text{MAX.}}$ 

51-85005 \*D

Document Number: 38-06045 Rev. \*K Page 19 of 22



# **Acronyms**

Acronym	Description		
CE	Chip Enable		
CMOS	Complementary Metal Oxide Semiconductor		
I/O	Input/Output		
INT	Interrupt		
OE	Output Enable		
PLCC	Plastic Leaded Chip Carrier		
R/W	Read/Write		
SRAM	Static Random Access Memory		
TQFP	Thin Quad Flat Pack		
TTL	Transistor-Transistor Logic		

# **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure		
°C	degree Celsius		
μΑ	microampere		
mA	milliampere		
ns	nanosecond		
Ω	ohm		
%	percent		
pF	picofarad		
V	volt		
W	watt		

Document Number: 38-06045 Rev. \*K Page 20 of 22



# **Document History Page**

Documen Documen	Document Title: CY7C006A, 16K × 8 Dual-Port Static RAM Document Number: 38-06045				
Rev.	ECN No.	Orig. of Change	Issue Date	Description of Change	
**	110197	SZV	09/29/2001	Changed from Spec number: 38-00831 to 38-06045.	
*A	122295	RBI	12/27/2002	Updated Maximum Ratings: Added Note 2 and referred the same note in "maximum ratings" in description below the heading.	
*B	237620	YDT	06/25/2004	Updated Features: Removed "Pin-compatible and functionally equivalent to IDT7006 and IDT7007".	
*C	345376	AEQ	04/19/2005	Removed Industrial Temperature Range related information across the document. Updated Ordering Information: Updated part numbers.	
*D	387333	PCX	08/11/2005	Included Pb-Free Logo at the top of the document.  Added Industrial Temperature Range related information across the document.  Updated Ordering Information:  Updated part numbers.	
*E	2896210	RAME	03/22/2010	Updated Ordering Information: Updated part numbers. Updated Package Diagrams: spec 51-85046 – Changed revision from *B to *D. spec 51-85065 – Changed revision from *B to *C. spec 51-85005 – Changed revision from *A to *B.	
*F	3110296	EYB	12/14/2010	Updated Ordering Information: Updated part numbers. Added Ordering Code Definitions. Minor edits. Updated to new template.	
*G	3889996	SMCH	01/30/2013	Removed CY7C007A, CY7C016A, CY7C017A related information across the document.  Updated Package Diagrams: spec 51-85046 – Changed revision from *D to *E. Removed spec 51-85065 *C (corresponding to 80-pin TQFP package). spec 51-85005 – Changed revision from *B to *C. Added Acronyms and Units of Measure.	
*H	4227411	SMCH	12/20/2013	Updated Ordering Information (Updated part numbers). Updated to new template. Completing Sunset Review.	
*	4580622	SMCH	11/26/2014	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end. Updated Package Diagrams: spec 51-85046 – Changed revision from *E to *F.	
*J	5553780	NILE	12/14/2016	Updated Package Diagrams: spec 51-85046 – Changed revision from *F to *G. spec 51-85005 – Changed revision from *C to *D. Updated to new template. Completing Sunset Review.	
*K	6015072	NILE	01/05/2018	Updated Package Diagrams: spec 51-85046 – Changed revision from *G to *H. Updated to new template.	



# Sales, Solutions, and Legal Information

## **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/usb

cypress.com/wireless

### **Products**

USB Controllers
Wireless Connectivity

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic Touch Sensing cypress.com/touch

## PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

## **Cypress Developer Community**

Community | Projects | Video | Blogs | Training | Components

## **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2001-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties and there countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is provibilited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 38-06045 Rev. \*K Revised January 5, 2018 Page 22 of 22