

8-Mbit (1 M × 8) Static RAM

Features

■ Very high speed: 45 ns

□ Wide voltage range: 4.5 V–5.5 V

■ Ultra low active power

□ Typical active current:1.8 mA at f = 1 MHz

 \square Typical active current: 18 mA at f = f_{max}

■ Ultra low standby power

Typical standby current: 2 μA

Maximum standby current: 8 μA

■ Easy memory expansion with \overline{CE}_1 , CE_2 and \overline{OE} features

■ Automatic power down when deselected

■ CMOS for optimum speed and power

■ Offered in Pb-free 44-pin TSOP II package

Functional Description

The CY62158E MoBL[®] is a high performance CMOS static RAM organized as 1024K words by 8 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life™ (MoBL[®]) in portable

applications. The device also has an automatic power down feature that significantly reduces power consumption. Placing the device into standby mode reduces power consumption significantly when deselected (\overline{CE}_1 HIGH or \overline{CE}_2 LOW).

To write to the device, take Chip Enables ($\overline{\text{CE}}_1$ LOW and CE₂ HIGH) and Write Enable ($\overline{\text{WE}}$) input LOW. Data on the eight I/O pins (I/O₀ through I/O₇) is then written into the location specified on the address pins (A₀ through A₁₉).


To read from the device, take Chip Enables ($\overline{\text{CE}}_1$ LOW and CE₂ HIGH) and $\overline{\text{OE}}$ LOW while forcing the $\overline{\text{WE}}$ HIGH. Under these conditions, the contents of the memory location specified by the address pins appear on the I/O pins.

The eight input and output pins (I/O $_0$ through I/O $_7$) are placed in a high impedance state when the device is deselected (\overline{CE}_1 HIGH or \overline{CE}_2 LOW), the outputs are disabled (\overline{OE} HIGH), or a write operation is in progress (\overline{CE}_1 LOW and \overline{CE}_2 HIGH and \overline{WE} LOW). See the Truth Table on page 11 for a complete description of read and write modes.

The CY62158E device is suitable for interfacing with processors that have TTL I/P levels. It is not suitable for processors that require CMOS I/P levels. Please see Electrical Characteristics on page 4 for more details and suggested alternatives.

For a complete list of related documentation, click here.

Logic Block Diagram



Cypress Semiconductor Corporation
Document Number: 38-05684 Rev. *L





Contents


Pin Configuration	3
Product Portfolio	
Maximum Ratings	4
Operating Range	
Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	5
Data Retention Characteristics	
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering information	
Ordering Code Definitions	12
Package Diagrams	13
Acronyms	14
Document Conventions	14
Units of Measure	14
Document History Page	15
Sales, Solutions, and Legal Information	17
Worldwide Sales and Design Support	17
Products	17
PSoC® Solutions	17
Cypress Developer Community	17
Technical Support	



Pin Configuration

Figure 1. 44-pin TSOP II pinout (Top View) [1]



Product Portfolio

	V _{CC} Range (V)						Power Di	ssipation		
Product			Speed (ns)	Operating I _{CC} (mA)			Standby I _{SB2} (μ A)			
				f = 1 MHz		f = f _{max}		Standby ISB2 (μA)		
	Min	Typ ^[2]	Max		Typ ^[2]	Max	Typ ^[2]	Max	Typ ^[2]	Max
CY62158ELL	4.5	5.0	5.5	45	1.8	3	18	25	2	8

Notes

^{1.} NC pins are not connected on the die.

^{2.} Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested. Storage Temperature-65 °C to +150 °C Ambient Temperature with Power Applied-55 °C to +125 °C to Ground Potential ^[3, 4]–0.5 V to V_{CC(max)} + 0.5 V DC Voltage Applied to Outputs in High Z State $^{[3,\ 4]}$ -0.5 V to $V_{CC(max)}$ + 0.5 V

DC Input Voltage [3, 4]0.5 V to V _{CC(max)} + 0.5 V	,
Output Current into Outputs (LOW)20 mA	١
Static Discharge Voltage (MIL-STD-883, Method 3015)> 2001 V	,
Latch up Current> 200 mA	١

Operating Range

Device	Range	Ambient Temperature	V _{CC} [5]
CY62158ELL	Industrial	–40 °C to +85 °C	4.5 V–5.5 V

Electrical Characteristics

Over the Operating Range

Doromotor	Description	Took Co	nditiono				
			onditions	Min	Typ ^[6]	Max	Unit
V _{OH}	Output HIGH Voltage	V _{CC} = 4.5 V	I _{OH} = -1 mA	2.4	-	-	V
		V _{CC} = 5.5 V	$I_{OH} = -0.1 \text{mA}$	-	_	3.4 ^[7]	
V _{OL}	Output LOW Voltage	I _{OL} = 2.1 mA		-	-	0.4	V
V _{IH}	Input HIGH Voltage	$V_{CC} = 4.5 \text{ V to } 5.5$	5 V	2.2	-	V _{CC} + 0.5 V	V
V _{IIL}	Input LOW Voltage	$V_{CC} = 4.5 \text{ V to } 5.5$	-0.5	-	0.8	V	
I _{IX}	Input Leakage Current	$GND \le V_1 \le V_{CC}$	-1	-	+1	μΑ	
I _{OZ}	Output Leakage Current	$GND \le V_O \le V_{CC}$	Output Disabled	-1	-	+1	μΑ
I _{CC}	V _{CC} Operating Supply Current	$f = f_{MAX} = 1/t_{RC}$	$V_{CC} = V_{CC(max)}$	_	18	25	mΑ
		f = 1 MHz	I _{OUT} = 0 mA CMOS levels		1.8	3	mA
I _{SB1}	Automatic CE Power down Current — CMOS Inputs	$CE_1 \ge V_{CC} - 0.2 \text{ V}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$ $f = f_{MAX} \text{ (Address)}$ $f = 0 \text{ (OE, and WE)}$, V _{IN} ≤ 0.2 V _and Data Only),	_	2	8	μА
I _{SB2} ^[8]	Automatic CE Power-down Current — CMOS Inputs		or V _{IN} ≤ 0.2 V,	_	2	8	μА

- 3. $V_{IL}(min) = -2.0 \text{ V}$ for pulse durations less than 20 ns.

- V_{II}(min) = V_{CC} + 0.75 V for pulse durations less than 20 ns.
 Full Device AC operation assumes a 100 μs ramp time from 0 to V_{CC} (min) and 200 μs wait time after V_{CC} stabilization.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.
 Please note that the maximum V_{OH} limit does not exceed minimum CMOS V_{IH} of 3.5 V. If you are interfacing this SRAM with 5 V legacy processors that require a minimum V_{IH} of 3.5 V, please refer to Application Note AN6081 for technical details and options you may consider.
- 8. Chip enables (CE₁ and CE₂), must be tied to CMOS levels to meet the I_{SB1} / I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.



Capacitance


Parameter [9]	•	Test Conditions	Max	Unit
C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C _{OUT}	Output capacitance		10	pF

Thermal Resistance

Parameter [9]	Description	Test Conditions	44-pin TSOP II	Unit
Θ_{JA}	Thermal resistance (junction to ambient)	Still Air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	55.84	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		15.79	°C/W

AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms



OUTPUT \sim R_{TH} \sim V_{TH}

Parameters	5.0 V	Unit
R1	1838	Ω
R2	994	Ω
R _{TH}	645	Ω
V _{TH}	1.75	V

Note

^{9.} Tested initially and after any design or process changes that may affect these parameters.




Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Min	Typ [10]	Max	Unit
V_{DR}	V _{CC} for Data Retention		2	_	_	V
I _{CCDR} [11]	Data Retention Current	$\begin{split} & \frac{V_{CC}}{CE_1} = V_{DR} \\ & CE_1 \ge V_{CC} - 0.2 \text{ V, } CE_2 \le 0.2 \text{ V,} \\ & V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V} \end{split}$	_	-	8	μА
t _{CDR} ^[12]	Chip Deselect to Data Retention Time		0	_	_	ns
t _R ^[13]	Operation Recovery Time		45	_	_	ns

Data Retention Waveform

Figure 3. Data Retention Waveform



^{10.} Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(typ)}$, $T_A = 25$ °C. 11. Chip enables (\overline{CE}_1) and CE_2 , must be tied to CMOS levels to meet the $I_{SB1}/I_{SB2}/I_{CCDR}$ spec. Other inputs can be left floating. 12. Tested initially and after any design or process changes that may affect these parameters. 13. Full device operation requires linear V_{CC} ramp from V_{DR} to V_{CC} (min) \geq 100 μ s or stable at V_{CC} (min) \geq 100 μ s.



Switching Characteristics

Over the Operating Range

Dawanatan [14 15]	arameter [14, 15] Description		ns	Unit
Parameter (1.17, 1.57)			Max	Unit
Read Cycle			•	
t _{RC}	Read Cycle Time	45	_	ns
t _{AA}	Address to Data Valid	_	45	ns
t _{OHA}	Data Hold from Address Change	10	_	ns
t _{ACE}	CE ₁ LOW and CE ₂ HIGH to Data Valid	_	45	ns
t _{DOE}	OE LOW to Data Valid	_	22	ns
t _{LZOE}	OE LOW to Low Z ^[16]	5	_	ns
t _{HZOE}	OE HIGH to High Z [16, 17]	-	18	ns
t _{LZCE}	CE ₁ LOW and CE ₂ HIGH to Low Z ^[16]	10	_	ns
t _{HZCE}	CE ₁ HIGH or CE ₂ LOW to High Z [16, 17]	-	18	ns
t _{PU}	CE ₁ LOW and CE ₂ HIGH to Power Up	0	_	ns
t _{PD}	CE ₁ HIGH or CE ₂ LOW to Power Down	-	45	ns
Write Cycle [18, 19)			
t _{WC}	Write Cycle Time	45	_	ns
t _{SCE}	CE ₁ LOW and CE ₂ HIGH to Write End	35	_	ns
t _{AW}	Address Setup to Write End	35	_	ns
t _{HA}	Address Hold from Write End	0	_	ns
t _{SA}	Address Setup to Write Start	0	_	ns
t _{PWE}	WE Pulse Width	35	_	ns
t _{SD}	Data Setup to Write End	25	_	ns
t _{HD}	Data Hold from Write End	0	_	ns
t _{HZWE}	WE LOW to High Z [16, 17]	_	18	ns
t _{LZWE}	WE HIGH to Low Z [16]	10	_	ns

^{14.} In an earlier revision of this device, under a specific application condition, READ and WRITE operations were limited to switching of the chip enable signal as described in the Application Note AN66311. However, the issue has been fixed and in production now, and hence, this Application Notes is no longer applicable. It is available for download on our website as it contains information on the date code of the parts, beyond which the fix has been in production.

^{15.} Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less (1 V/ns), timing reference levels of V_{CC(typ)}/2, input pulse levels of 0 to V_{CC(typ)}, and output loading of the specified I_{OL}/I_{OH} as shown in Figure 2 on page 5.
16. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZCE}, and t_{HZWE} is less than t_{LZWE} for any given device.
17. t_{HZCE}, t_{HZCE}, and t_{HZWE} transitions are measured when the outputs enter a high impedance state.
18. The internal write time of the memory is defined by the overlap of WE, CE_T = V_{IL}, and CE_D = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.
19. The minimum write cycle pulse width for Write Cycle No. 3 (WE controlled, OE LOW) should be equal to the sum of tsD and tHZWE.



Switching Waveforms

Figure 4. Read Cycle No. 1 (Address Transition Controlled) $^{[20,\,21]}$





Figure 5. Read Cycle No. 2 (OE Controlled) [21, 22]



^{20. &}lt;u>Device</u> is continuously selected. OE, CE₁ = V_{IL}, CE₂ = V_{IH}.
21. WE is HIGH for read cycle.
22. Address valid before or similar to CE₁ transition LOW and CE₂ transition HIGH.



Switching Waveforms (continued)

Figure 6. Write Cycle No. 1 (WE Controlled) [23, 24, 25]





Figure 7. Write Cycle No. 2 ($\overline{\text{CE}}_1$ or CE_2 Controlled) $^{[23,\ 24,\ 25]}$




- 23. The internal write time of the memory is defined by the overlap of WE, CE₁ = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.
- 24. Data I/O is high impedance if \overline{OE} = V_{IH}.
 25. If \overline{CE}_1 goes HIGH or \overline{CE}_2 goes LOW simultaneously with \overline{WE} HIGH, the output remains in high impedance state.
 26. During this period, the I/Os are in output state. Do not apply input signals.



Switching Waveforms (continued)

Figure 8. Write Cycle No. 3 (WE Controlled, OE LOW) [27, 28]





Truth Table

CE ₁	CE ₂	WE	OE	Inputs/Outputs	Mode	Power
Н	X ^[30]	Χ	Χ	High Z	Deselect/Power Down	Standby (I _{SB})
X ^[30]	L	Χ	Х	High Z	Deselect/Power Down	Standby (I _{SB})
L	Н	Н	L	Data Out	Read	Active (I _{CC})
L	Н	Н	Н	High Z	Output Disabled	Active (I _{CC})
L	Н	L	Х	Data in	Write	Active (I _{CC})

Note
30. The 'X' (Don't care) state for the Chip enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.




Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62158ELL-45ZSXI	51-85087	44-pin TSOP II (Pb-free)	Industrial

Contact your local Cypress sales representative for availability of this part.

Ordering Code Definitions




Document Number: 38-05684 Rev. *L



Package Diagrams

Figure 9. 44-pin TSOP Z44-II Package Outline, 51-85087



51-85087 *E



Acronyms

Acronym	Description
CE	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
OE	Output Enable
SRAM	Static Random Access Memory
TSOP	Thin Small Outline Package
WE	Write Enable

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μΑ	microampere
μs	microsecond
mA	milliampere
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt

Document Number: 38-05684 Rev. *L Page 14 of 17



Document History Page

Documen Documen	Document Title: CY62158E MoBL [®] , 8-Mbit (1 M × 8) Static RAM Document Number: 38-05684				
Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change	
**	270350	See ECN	PCI	New data sheet.	
*A	291271	See ECN	SYT	Converted from Advance Information to Preliminary Changed input pulse level from V _{CC} to 3V in the AC Test Loads and Waveforms Modified footnote #9 to include timing reference level of 1.5V and input pulse level of 3V	
*B	1462592	See ECN	VKN / AESA	Converted from preliminary to final Removed 35 ns speed bin Removed "L" parts Removed 48-Ball VFBGA package Changed $I_{CC(max)}$ spec from 2.3 mA to 3 mA at f=1 MHz Changed $I_{CC(typ)}$ spec from 16 mA to 18 mA at f=f _{MAX} Changed $I_{CC(max)}$ spec from 28 mA to 25 mA at f=f _{MAX} Changed $I_{SB1(typ)}$ and $I_{SB2(typ)}$ spec from 0.9 μ A to 2 μ A Changed $I_{SB1(max)}$ and $I_{SB2(max)}$ spec from 4.5 μ A to 8 μ A Changed $I_{CCDR(max)}$ spec from 4.5 μ A to 8 μ A Changed I_{LZOE} spec from 3 ns to 5 ns Changed I_{LZCE} spec from 6 ns to 10 ns Changed I_{HZCE} spec from 22 ns to 18 ns Changed I_{LZWE} spec from 22 ns to 25 ns Changed I_{LZWE} spec from 6 ns to 10 ns Added footnote# 6 related to I_{SB2} and I_{CCDR} Updated Ordering information table	
*C	2428708	See ECN	VKN / PYRS	Corrected typo in the Ordering Information table	
*D	2516494	See ECN	PYRS	Corrected ECN number	
*E	2934396	06/03/10	VKN	Added footnote #19 related to chip enable Updated package diagram Updated to new template.	
*F	3110202	12/14/2010	PRAS	Updated Logic Block Diagram. Added Ordering Code Definitions.	
*G	3121955	12/28/2010	SRIH	Updated the missing header and footer in Pg 12.	
*H	3279426	06/10/2011	RAME	Updated Functional Description (Removed "For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines"). Updated Data Retention Characteristics. Added Acronyms and Units of Measure. Updated to new template.	
*	4024759	06/10/2013	MEMJ	Updated Functional Description. Updated Electrical Characteristics: Added one more Test Condition " $V_{CC} = 5.5 \text{ V}$, $I_{OH} = -0.1 \text{ mA}$ " for V_{OH} parameter and added maximum value corresponding to that Test Condition. Added Note 7 and referred the same note in maximum value for V_{OH} parameter corresponding to Test Condition " $V_{CC} = 5.5 \text{ V}$, $I_{OH} = -0.1 \text{ mA}$ ". Updated Package Diagrams: spec 51-85087 — Changed revision from *C to *E.	
*J	4099182	08/19/2013	VINI	Updated Switching Characteristics: Added Note 14 and referred the same note in "Parameter" column. Updated to new template.	

Document Number: 38-05684 Rev. *L



Document History Page (continued)

Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change
*K	4575245	11/19/2014	VINI	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end. Updated Switching Characteristics: Added Note 19 and referred the same note in "Write Cycle". Updated Switching Waveforms: Added Note 28 and referred the same note in Figure 8.
*L	4841338	07/20/2015	VINI	Updated Maximum Ratings: Referred Notes 3, 4 in "Supply Voltage to Ground Potential". Updated Thermal Resistance: Replaced "two-layer" with "four-layer" in "Test Conditions" column. Changed value of Θ_{JA} parameter from 75.13 °C/W to 55.84 °C/W corresponding to 44-pin TSOP II package. Changed value of Θ_{JC} parameter from 8.95 °C/W to 15.79 °C/W corresponding to 44-pin TSOP II package. Updated AC Test Loads and Waveforms: Updated Figure 2: Replaced "V" with "V $_{TH}$ " in part c. Updated to new template. Completing Sunset Review.

Document Number: 38-05684 Rev. *L Page 16 of 17



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive Clocks & Buffers

Interface

Lighting & Power Control

Memory **PSoC**

Touch Sensing **USB Controllers**

Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/go/support

© Cypress Semiconductor Corporation, 2004-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-05684 Rev. *L Revised July 20, 2015 Page 17 of 17

All products and company names mentioned in this document may be the trademarks of their respective holders