TABLE OF CONTENTS

Features	1
Applications	1
Functional Block Diagram	1
General Description	1
Revision History	2
Specifications	3
Absolute Maximum Ratings	4
Thermal Resistance	4
ESD Caution	4

Circuit Information	6
PB RESET	6
STROBE Timeout Selection	6
Tolerance	6
RESET and RESET Outputs	6
Outline Dimensions	7
Ordering Guide	9

REVISION HISTORY

12/08—Rev. B to Rev. C

Updated Format	Universal
Changes to Table 2	
Added Thermal Resistance Section	
Updated Outline Dimensions	7
Changes to Ordering Guide	9
12/97—Rev. A to Rev. B	
Changes to Specifications Section	2
x/97—Rev. 0 to Rev. A	
Changes to Specifications Section	2
7/97—Revision 0: Initial Version	

SPECIFICATIONS

 $V_{\rm CC}$ = full operating range, $T_{\rm A}$ = $T_{\rm MIN}$ to $T_{\rm MAX}$, unless otherwise noted.

Table 1.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
TEMPERATURE	-40		+85	°C	$T_A = T_{MIN}$ to T_{MAX} .
POWER SUPPLY					
Voltage	4.5	5.0	5.5	V	
Current		20	50	μA	V_{IL} , V_{IH} = CMOS levels.
		200	500	μA	V_{IL} , V_{IH} = TTL levels.
STROBE AND PB RESET INPUTS					
Input High Level	2.0		V _{cc} + 0.3	v	
Input Low Level	-0.3		+0.8	v	
	0.0		1010	1	
(STROBE, TOLERANCE)	-1.0		+1.0	μA	
TD	1.0	1.6	11.0	μΑ	
OUTPUT CURRENT		1.0		μΛ	
RESET	8	10		mA	V _{cc} is at 4.5 V to 5.5 V.
RESET/RESET	-8	-12		mA	V_{cc} is at 4.5 V to 5.5 V.
	-0	-12		ma	
	V 0.5	V/ 01			
RESET/RESET	V _{CC} – 0.5	V _{cc} – 0.1		V	When sourcing less than 500 μ A, RESET remains within 0.5 V of V _{cc} on power-down until V _{cc} drops below 2.0 V.
					When sinking less than 500 μ A, RESET remains within
					0.5 V of GND on power-down until V _{cc} drops below 2.0 V.
RESET/RESET High Level			0.4	v	
RESET/RESET Low Level	2.4			v	
1 V OPERATION				-	
RESET Output Voltage		Vcc – 0.1		v	When sourcing less than 50 µA.
RESET Output Voltage		0.1		v	When sinking less than 50 μ A.
V _{cc} TRIP POINT		0.1		v	
5%	4.5	4.60	474		TOLEDANCE CND
5% 10%	4.5 4.25	4.62 4.37	4.74 4.49	V V	TOLERANCE = GND. TOLERANCE = V_{cc} .
	4.25	4.37	4.49	v	$IOLERAINCE = V_{CC}.$
			F		T 25°C
Input (STROBE, TOLERANCE)			5	pF	$T_A = 25^{\circ}C.$
Output (RESET, RESET)			7	pF	$T_A = 25^{\circ}C.$
PB RESET					
Time	20			ms	PB RESET must be held low for a minimum of 20 ms to
					guarantee a reset.
Delay	1	4	20	ms	
RESET ACTIVE TIME	250	610	1000	ms	
STROBE					
Pulse Width	70			ns	
Timeout Period	62.5	150	250	ms	TD = 0 V.
	250	600	1000	ms	TD = floating.
	500	1200	2000	ms	$TD = V_{CC}$.
Vcc					
Fall Time	10			μs	Guaranteed by design.
Rise Time	0			μs	Guaranteed by design.
V _{CC} FAIL DETECT TO RESET					RESET and RESET are logically correct.
OUTPUT DELAY					
			50	μs	After V_{CC} falls below the set tolerance voltage (see Figure 9).
	250	610	1000	ms	After V _{cc} rises above the set tolerance voltage.

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25^{\circ}C$ unless otherwise noted.

Table 2.

Parameter	Rating
Vcc	5.5 V
Logic Inputs	-0.3 V to Vcc + 0.3 V
Storage Temperature Range	–65°C to +150°C
Lead Temperature (Soldering, 10 sec)	300°C
Vapor Phase (60 sec)	215°C
Infrared (15 sec)	220°C
Power Dissipation	
N-8 ¹	1000 mW
RW-16, RM-8 ²	900 mW
R-8 ²	900 μW

¹ Derate by 13.5 mW/°C above 25°C.

² Derate by 12 mW/°C above 25°C.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

 θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 3. Thermal Resistance

Package Type	θ」Α	Unit
8-Lead PDIP (N-8)	100	°C/W
16-Lead SOIC_W (RW-16)	73	°C/W
8-Lead MSOP (RM-8)	206	°C/W
8-Lead SOIC_N (R-8)	153	°C/W

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS





Figure 5. N-8 and R-8 Pin Configuration


Table 4. Pin Function Descriptions

Pir	n No.		
RW-16	N-8, R-8, RM-8	Mnemonic	Description
1, 3, 5, 7, 10, 12, 14, 16		NC	No Connection.
2	1	PB RESET	Push-Button Reset Input. This debounced input ignores pulses of less than 1 ms and is guaranteed to respond to pulses greater than 20 ms.
4	2	TD	Time Delay Set. This input allows the user to select the maximum amount of time that the ADM1232 allows the STROBE input to remain inactive—that is, STROBE is not receiving any high-to-low transitions—without forcing the ADM1232 to generate a RESET pulse. See the Specifications section, Figure 8, and the STROBE Timeout Selection section.
6	3	TOLERANCE	Tolerance Input. This input determines how much the supply voltage is allowed to decrease (as a percentage) before a RESET is asserted. Connect this pin to V_{cc} for 10% and to GND for 5%.
8	4	GND	0 V Ground Reference for All Signals.
9	5	RESET	Active High Logic Output. This pin is asserted when any of the following events occurs: V _{cc} decreases below the amount specified by the TOLERANCE input; when PB RESET is forced low; if there are no high-to-low transitions within the limits set by TD at STROBE; and during power-up.
11	6	RESET	Inverse of RESET. This pin has an open-drain output.
13	7	STROBE	The STROBE input is used to monitor the activity of a microprocessor. If there are no high-to-low transitions within the time specified by TD, a reset is asserted.
15	8	Vcc	Power Supply Input, 5 V.

CIRCUIT INFORMATION PB RESET

The PB RESET input makes it possible to manually reset a system using either a standard push-button switch or a logic low input. An internal debounce circuit provides glitch immunity when used with a switch, reducing the effects of glitches on the line. The debounce circuit is guaranteed to cause the ADM1232 to assert a reset if PB RESET is brought low for more than 20 ms and is guaranteed to ignore low inputs of less than 1 ms.







STROBE TIMEOUT SELECTION

TD (time delay) set is used to set the strobe timeout period. The strobe timeout period is the maximum time between high-to-low transitions that STROBE accepts before a reset is asserted (see Figure 8). The strobe timeout settings are listed in Table 5.

Table	5.	Strobe	Timeout	Settings
-------	----	--------	---------	----------

Condition	Min	Тур	Max	Unit
TD = 0 V	62.5	150	250	ms
TD = Floating	250	600	1000	ms
$TD = V_{CC}$	500	1200	2000	ms





TOLERANCE


The TOLERANCE input is used to determine the level at which $V_{\rm CC}$ can vary below 5 V without the ADM1232 asserting a reset. Connecting TOLERANCE to GND selects a –5% tolerance level and causes the ADM1232 to generate a reset if $V_{\rm CC}$ falls below 4.75 V. If TOLERANCE is connected to $V_{\rm CC}$, a –10% tolerance level is selected, which causes the ADM1232 to generate a reset if $V_{\rm CC}$ falls below 4.5 V. See the parameters for the $V_{\rm CC}$ trip point in the Specifications section for more information.

RESET AND RESET OUTPUTS

 $\frac{\text{RESET}}{\text{RESET}}$ is capable of sourcing and sinking current, whereas $\frac{\text{RESET}}{\text{RESET}}$ is an open-drain MOSFET that sinks current only. Therefore, it is necessary to pull this output high.

032707-B

OUTLINE DIMENSIONS







Figure 11. 8-Lead Mini Small Outline Package [MSOP] (RM-8) Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MS-001 CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN. CORNER LEADS MAY BE CONFIGURED AS WHOLE OR HALF LEADS.

> Figure 12. 8-Lead Plastic Dual In-Line Package [PDIP] Narrow Body (N-8)

070606-A

012407-A

Dimensions shown in inches and (millimeters)




Figure 13. 8-Lead Standard Small Outline Package [SOIC_N] Narrow Body (R-8)

Dimensions shown in millimeters and (inches)

ORDERING GUIDE

M - 1 - 1	Temperature	De de se De serietien	Package	Dura di
Model	Range	Package Description	Options	Branding
ADM1232ARM	-40°C to +85°C	8-Lead Mini Small Outline Package [MSOP]	RM-8	M2A
ADM1232ARM-REEL	-40°C to +85°C	8-Lead Mini Small Outline Package [MSOP]	RM-8	M2A
ADM1232ARM-REEL7	-40°C to +85°C	8-Lead Mini Small Outline Package [MSOP]	RM-8	M2A
ADM1232ARMZ ¹	-40°C to +85°C	8-Lead Mini Small Outline Package [MSOP]	RM-8	M4W
ADM1232ARMZ-REEL ¹	-40°C to +85°C	8-Lead Mini Small Outline Package [MSOP]	RM-8	M4W
ADM1232ARMZ-REEL71	-40°C to +85°C	8-Lead Mini Small Outline Package [MSOP]	RM-8	M4W
ADM1232AN	–40°C to +85°C	8-Lead Plastic Dual In-Line Package [PDIP]	N-8	
ADM1232ANZ ¹	-40°C to +85°C	8-Lead Plastic Dual In-Line Package [PDIP]	N-8	
ADM1232ARW	-40°C to +85°C	16-Lead Standard Small Outline Package [SOIC_W], Wide Body	RW-16	
ADM1232ARW-REEL	-40°C to +85°C	16-Lead Standard Small Outline Package [SOIC_W], Wide Body	RW-16	
ADM1232ARW-REEL7	-40°C to +85°C	16-Lead Standard Small Outline Package [SOIC_W], Wide Body	RW-16	
ADM1232ARWZ ¹	-40°C to +85°C	16-Lead Standard Small Outline Package [SOIC_W], Wide Body	RW-16	
ADM1232ARWZ-REEL ¹	-40°C to +85°C	16-Lead Standard Small Outline Package [SOIC_W], Wide Body	RW-16	
ADM1232ARWZ-REEL7 ¹	-40°C to +85°C	16-Lead Standard Small Outline Package [SOIC_W], Wide Body	RW-16	
ADM1232ARN	-40°C to +85°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8	
ADM1232ARN-REEL	-40°C to +85°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8	
ADM1232ARN-REEL7	-40°C to +85°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8	
ADM1232ARNZ ¹	-40°C to +85°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8	
ADM1232ARNZ-REEL ¹	-40°C to +85°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8	
ADM1232ARNZ-REEL71	-40°C to +85°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8	

 1 Z = RoHS Compliant Part.

NOTES

NOTES

NOTES

©1997–2008 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D07522-0-12/08(C)



www.analog.com