# AD521 — SPECIFICATIONS (typical @ $V_S = \pm 15V$ , $R_L = 2k\Omega$ and $T_A = +25^{\circ}C$ unless otherwise specified)

MODEL	AD521JD	AD521KD	AD521LD	AD521SD (AD521SD/883B)
GAIN				
Range (For Specified Operation, Note 1)	1 to 1000	:	:	:
Equation	$G = R_S/R_GV/V$			
Error from Equation Nonlinearity (Note 2)	(±0.25-0.004G)%			
1≤G≤1000	0.2% max		0.1% max	
Gain Temperature Coefficient	±(3 ±0.05G)ppm/°C	•	•	±(15 ±0.4G)ppm/
UTPUT CHARACTERISTICS				
Rated Output	±10V, ±10mA min		•	
Output at Maximum Operating Temperature	±10V @ 5mA min	•	•	•
Impedance	0.1Ω	•		•
YNAMIC RESPONSE				
Small Signal Bandwidth (±3dB)	> 2MII-			
G = 1 G = 10	>2MHz 300kHz			
G = 100	200kHz			
G = 1000	40kHz			
Small Signal, ±1.0% Flatness				
G = 1	75kHz		•	:
G = 10	26kHz	•	•	:
G = 100	24kHz	•	:	:
G = 1000	6kHz			
Full Peak Response (Note 3) Slew Rate, 1≤G≤1000	100kHz 10V/μs	•	•	
Settling Time (any 10V step to within 10mV of Final Value)	10 4 /μ3			
G = 1	7μs		•	
G = 10	5μs	•	•	•
G = 100	10μs	•	•	•
√Q = 1090	35μs	•	•	•
) If Ferential Occional Recovery (±30V Input to within 10mV of 5 may 1/2 mg (Note 4) G = 1000				
10to V of Funa Value (Note 4)				
Common Mode Sep Decement (10) In the co within	50µs	*	7.0	
10mV of Final Value) (Note 5				
G = 1000	1045			
VOLTAGE OFFSET (may be nulled)	7/20 - 17			
Input Offset Voltage (VOS1)	Shart the County on	1.5mV max (0.5mV typ)	1.0mV max (0.5mV typ)	**
vs. Temperature	43440 CON (722) CON	$\int 5\mu V/^{\circ}C \max (1.5\mu V/^{\circ}C \text{ typ})$	2μV/°C max	••
vs. Supply	3μV/%	1700 -	•	•
Output Offset Voltage (VOSO)	400mV max (200mV typ)	(200m/V max (30mV typ)	100mV max	
vs. Temperature vs. Supply (Note 6)	400μV/°C max (150μV/°C typ	) C max 30 uV CC typ)	75µV/°C max	
	0.005V <sub>oso</sub> /%	4 1 (2)		
INPUT CURRENTS		1 G [	11/-//))	_
Input Bias Current (either input) vs. Temperature	80nA max 1nA/°C max	40nA max	1 (P)(P)(P)	2
vs. Supply	2%/V	500pA/°C max		100700
Input Offset Current	20nA max	10nA max		I(UIIA)a
vs. Temperature	250pA/°C max	125pA/°C max	••	911 N
INPUT	•			0 46
Differential Input Impedance (Note 7)	3 x 10 <sup>9</sup> Ω  1.8pF			
Common Mode Input Impedance (Note 8)	6 x 10 <sup>10</sup> Ω  3.0pF	•	•	
Input Voltage Range for Specified Performance				
(with respect to ground)	±10V	•	•	•
Maximum Voltage without Damage to Unit, Power ON				
or OFF Differential Mode (Note 9) Voltage at either input (Note 9)	30V	:	•	•
Common Mode Rejection Ratio, DC to 60Hz with $1k\Omega$	V <sub>S</sub> ±15V	•	•	•
source unbalance				
G = 1	70dB min (74dB typ)	74dB min (80dB typ)	• • •	
G = 10	90dB min (94dB typ)	94dB min (100dB typ)	••	
G = 100	100dB min (104dB typ)	104dB min (114dB typ)	••	••
G = 1000	100dB min (110dB typ)	110dB min (120dB typ)	••	••
NOISE	(			
Voltage RTO (p-p) @ 0.1Hz to 10Hz (Note 10)	$\sqrt{(0.5\text{G})^2 + (225)^2} \mu V$	•	:	•
RMS RTO, 10Hz to 10kHz Input Current, rms, 10Hz to 10kHz	$\sqrt{(1.2\text{G})^2 + (50)^2} \mu \text{V}$	•	:	•
REFERENCE TERMINAL	15pA (rms)	•	-	
Bias Current	3μΑ			221
Input Resistance	3μA 10MΩ			:
Voltage Range	±10V	•		
Gain to Output	1			
POWER SUPPLY				
Operating Voltage Range	±5V to ±18V			
Quiescent Supply Current	5mA max	•		
Specified Performance	0 to +70°C		≥ •	-55°C to +125°C
TEMPERATURE RANGE Specified Performance Operating Storage	0 to +70°C -25°C to +85°C -65°C to +150°C	:	· :	-55°C to +125°C -55°C to +125°C

Specifications subject to change without notice.

## Applying the AD521

#### NOTES:

- 1. Gains below 1 and above 1000 are obtained by simply adjusting the gain setting resistors. (Input voltage should be restricted to  $\pm 10V$  for gains equal to or less than 1.)
- 2. Nonlinearity is defined as the ratio of the deviation from the "best straight line" through a full scale output range of ±9 volts. With a combination of high gain and ±10 volt output swing, distortion may increase to as much as 0.3%.
- 3. Full Peak Response is the frequency below which a typical amplifier will produce full output swing.
- 4. Differential Overload Recovery is the time it takes the amplifier to recover from a pulsed 30V differential input with 15V of common mode voltage, to within 10mV of final value. The test input is a 30V, 10µs pulse at a 1kHz rate. (When a differential signal of greater than 11V is applied between the inputs, transistor clamps are activated which drop the excess input voltage across internal input resistors. If a continuous overload is maintained, power dissipated in these resistors causes temperature gradients and a corresponding change in offset voltage,
- 5. Common Mode Separation is the time it takes the amplifier to recover from a 30 common most input with zero volts of differential signal to within 10 to 10 miles and 10 miles test input is 30V, 10 us pulse at a 1kHz rate. (When a company)

mon mode signal greater than  $V_S$  –0.5V is applied to the inputs, transistor clamps are activated which drop the excessive input voltage across internal input resistors. Power dissipated in these resistors causes temperature gradients and a corresponding change in offset voltage, as well as an added thermal time constant, but will not damage the device.)

- 6. Output Offset Voltage versus Power Supply includes a constant 0.005 times the unnulled output offset per percent change in either power supply. If the output offset is nulled, the output offset change versus supply change is substantially reduced.
- 7. Differential Input Impedance is the impedance between the two inputs.
- 8. Common Mode Input Impedance is the impedance from either input to the power supplies.
- 9. Maximum Input Voltage (differential or at either input) is 30V when using  $\pm 15$ V supplies. A more general specification is that neither input may exceed either supply (even when  $V_S = 0$ ) by more than 15V and that the difference between the two inputs must not exceed 30V. (See also Notes 4 and 5.)
- 10. 0.1Hz to 10Hz Peak-to-Peak Voltage Noise is defined as the maximum peak-to-peak voltage noise ovserved during 2 of 3 separate 10 second periods with the test circuit of Figure 8.


### **ORDERING GUIDE**

Model	Temperature Range	Description	Package Option <sup>1</sup>	
AD521JD	0°C to +70°C	14-Pin Ceramic DIP	D-14	
AD521KD	0°C to +70°C	14-Pin Ceramic DIP	D-14	
AD521LD	0°C to +70°C	14-Pin Ceramic DIP	D-14	
AD521SD	-55°C to +125°C	14-Pin Ceramic DIP	D-14	
AD521SD/883B <sup>2</sup>	-55°C to +125°C	14-Pin Ceramic DIP	D-14	
AD521J Chips	0°C to +70°C	Die		
AD521K Chips	0°C to +70°C	Die		
AD521S Chips	-55°C to +125°C	Die		

### NOTES

<sup>1</sup>For outline information see Package Information section.

<sup>2</sup>Standard military drawing available.



### AD521

### **DESIGN PRINCIPLE**

Figure 1 is a simplified schematic of the AD521. A differential input voltage,  $V_{IN}$ , appears across  $R_G$  causing an imbalance in the currents through  $Q_1$  and  $Q_2$ ,  $\Delta I\!=\!V_{IN}/R_G$ . That imbalance is forced to flow in  $R_S$  because the collector currents of  $Q_3$  and  $Q_4$  are constrained to be equal by their biasing (current mirror). These conditions can only be satisfied if the differential voltage across  $R_S$  (and hence the output voltage of the AD521) is equal to  $\Delta I \times R_S$ . The feedback amplifier,  $A_{FB}$ 

performs that function. Therefore,  $V_{OUT} = \frac{V_{IN}}{R_G} \times R_S$  or  $\frac{V_{OUT}}{R_G} = \frac{R_S}{R_S}$ 




Figure 1. Simplified AD521 Schematic

### **APPLICATION NOTES FOR THE AD521**

These notes ensure the AD521 will achieve the high level of performance necessary for many diversified IA applications.

- 1. Gains below 1 are realized by adjusting the gain setting resistors as shown in Figure 2 (the resistor,  $R_S$  between pins 10 and 13 should remain  $100k\Omega$  ±15%, see application note 3). For best results, the input voltage should be restricted to ±10V even though the gain may be less than 1. See Figure 6 for gains above 1000.
- 2. Provide a return path to ground for input bias currents. The AD521 is an instrumentation amplifier, not an isolation amplifier. When using a thermocouple or other "floating" source, this return path may be provided directly to ground or indirectly through a resistor to ground from pins 1 and/or 3, as shown in Figure 3. If the return path is not provided, bias currents will cause the output to saturate. The value of the resistor may be determined by dividing the maximum allowable common mode voltage for the application by the bias current of the instrumentation amplifier.
- 3. The resistors between pins 10 and 13, (R<sub>SCALE</sub>) must equal  $100 k\Omega \pm 15\%$  (Figure 2). If R<sub>SCALE</sub> is too low (below  $85 k\Omega$ ) the output swing of the AD521 is reduced. At values below  $80 k\Omega$  and above  $120 k\Omega$  the stability of the AD521 may be impaired.

- 4. Do not exceed the allowable input signal range. The linearity of the AD521 decreases if the inputs are driven within 5 volts of the supply rails, particularly when the device is used at a gain less than 1. To avoid this possibility, attenuate the input signal through a resistive divider network and use the AD521 as a buffer, as shown in Figure 4. The resistor R/2 matches the impedance seen by both AD521 inputs so that the voltage offset caused by bias currents will be minimized.
- 5. Use the compensation pin (pin 9) and the applicable compensation circuit when the amplifier is required to drive a capacitive load. It is worth mentioning that coaxial cables can "invisibly" provide such capacitance since many popular coaxial cables display capacitance in the vicinity of 30pF per foot.

This compensation (bandwidth control) feature permits the user to fit the response of the AD521 to the particular application as illustrated by Figure 5. In cases of extremely high load capacitance the compensation circuit may be changed as follows:

- 1. Reduce  $680\Omega$  to  $24\Omega$
- 2. Reduce  $330\Omega$  to  $7.5\Omega$
- 3. Increase 1000pF to  $0.1\mu$ F
- 4. Set C<sub>X</sub> to 1000pF if no compensation was originally used. Otherwise, do not alter the original value.

This allows stable operation for load capacitances up to 300μ/F, but limits the slew rate to approximately 0.16V/μs.

6. Signals having become your onents above the Instrumentation Amplifier's output amplifier described boop bandwidth will be transmitted from V- to the confine or no attenuation. Therefore, it is advisable to describe supply line to the output common or to pin 11.






Figure 2. Operating Connections for AD521

<sup>&</sup>lt;sup>1</sup> For further details, refer to "An I.C. User's Guide to Decoupling, Grounding, and Making Things Go Right for a Change," by A. Paul Brokaw. This application note is available from Analog Devices without charge upon request.



a). Transformer Coupled, Direct Return



b). Thermocouple, Direct Return






Figure 3. Ground Returns for "Floating" Transducers



- INCREASE R<sub>G</sub> TO PICK UP GAIN LOST BY R DIVIDER NETWORK INPUT SIGNAL MUST BE REDUCED IN PROPORTION TO POWER SUPPLY VOLTAGE LEVEL

Figure 4. Operating Conditions for  $V_{IN} \approx V_S = 10V$ 



 $C_X = \frac{r}{100\pi f_t}$  when  $f_t$  is the desired bandwidth. (ft in kHz, CX in µF)

Figure 5. Optional Compensation Circuit

### INPUT OFFSET AND OUTPUT OFFSET

When specifying offsets and other errors in an operational amplifier, it is often convenient to refer these errors to the inputs. This enables the user to calculate the maximum error he would see at the output with any gain or circuit configuration. An op amp with 1mV of input offset voltage, for example, would produce 1V of offset at the output in a gain of 1000 configuration.

In the case of an instrumentation amplifier, where the gain is controlled in the amplifier, it is more convenient to separate errors into two categories. Those errors which simply add to the output signal and are unaffected by the gain can be classified as output errors. Those which act as if they are associated with the input signal, such that their effect at the output is proportional to the gain, can be classified as input errors.

As an illustration, a typical AD521 might have a +30mV output offset and a -0.7mV input offset. In a unity gain configuration, the total output offset would be +29.3mV or the sum of the two. At a gain of 100, the output offset would be -40mV or: 30mV + 100(-0.7mV) = -40mV.

By separating these errors, one can evaluate the total error independent of the gain settings used, similar to the situation with the input offset specifications on an op amp. In a given gain configuration, both errors can be combined to give a total error referred to the input (R.T.I.) or output (R.T.O.) by the following formula:

R.T.I. = input error + (output error/gain) (Gain x input error) + output error

The offset trim adjustment (p. ated primarily with the output offset. used to introduce an output offset equal and input offset voltage multiplied by the gain. As a result total output offset can be reduced to zero.

As shown in Figure 6, the gain range on the AD521 can be extended considerably by adding an attenuator in the sense terminal feedback path (as well as adjusting the ratio, R<sub>S</sub>/R<sub>G</sub>). Since the sense terminal is the inverting input to the output amplifier, the additional gain to the output is controlled by  $R_1$  and  $R_2$ . This gain factor is  $1 + R_2/R_1$ .




Figure 6. Circuit for utilizing some of the unique features of the AD521. Note that gain changes introduced by changing R1 and R2 will have a minimum effect on output offset if the offset is carefully nulled at the highest gain setting.

### AD521

Where offset errors are critical, a resistor equal to the parallel combination of  $R_1$  and  $R_2$  should be placed between pin 11 and  $V_{REF}$ . This minimizes the offset errors resulting from the input current flowing in  $R_1$  and  $R_2$  at the sense terminal. Note that gain changes introduced by changing the  $R_1/R_2$  attenuator will have a minimum effect on output offset if the offset is carefully nulled at the highest gain setting.

When a predetermined output offset is desired,  $V_{REF}$  can be placed in series with pin 11. This offset is then multiplied by the gain factor  $1 + R_2/R_1$  as shown in the equation of Figure 6.




Figure 7. Ground loop elimination. The reference input, Pin 11, allows remote referencing of ground potential. Differences in ground potentials are attenuated by the high CMRR of the AD521.

