

Figure 1. PTIC Functional Block Diagram (Top Level View)

Table 1. SIGNAL DESCRIPTIONS

Ball / Pad Number	Pin Name	Description
A1	DC Bias 1	DC Bias Voltage
B1	RF2	RF Input / Output
C1*	RF2	RF Input / Output
A2	NC NC	Not Connected
B2	RF1	RF Input / Output
C2*	RF1	RF Input / Output

^{*}Ball/pad contains multiple connections. Please see packaging information on last page for more information.

TYPICAL SPECIFICATIONS

Representative Performance Data at 25°C


Table 2. PERFORMANCE DATA

Parameter	Min	Тур	Max	Units
Operating Bias Voltage	2.0		20	V
Capacitance (V _{bias} = 2 V)	7.38	8.20	9.02	pF
Capacitance (V _{bias} = 20 V)	2.05	2.16	2.27	pF
Tuning Range (2 V - 20 V)	3.40	3.80	4.20	
Tuning Range (20 V - 2 V)		3.60		
Leakage Current (WLCSP)			2.0	μΑ
Operating Frequency	700		2700	MHz
Quality Factor @ 700 MHz, 10 V		100		
Quality Factor @ 2.4 GHz, 10 V		70		2
IP3 (V _{bias} = 2 V) ^[1,3]		70	40	dBm
IP3 (V _{bias} = 20 V) ^[1,3]		85	.0	dBm
2nd Harmonic (V _{bias} = 2 V) ^[2,3]		-75	00 J	dBm
2nd Harmonic (V _{bias} = 20 V) ^[2,3]		-85	77,0	dBm
3rd Harmonic (V _{bias} = 2 V) ^[2,3]		-40	.0' </td <td>dBm</td>	dBm
3rd Harmonic (V _{bias} = 20 V) ^[2,3]		-70		dBm
Transition Time (Cmin → Cmax) [4]		80	O'la.	μS
Transition Time (Cmax → Cmin) [4]		70),	μs

^{1.} $f_1 = 850 \text{ MHz}$, $f_2 = 860 \text{ MHz}$, Pin 25 dBm/Tone

t₁ = 850 MHz, f₂ = 860 MHz, Pin 25 dBm/Tone
 850 MHz, Pin +34 dBm
 IP3 and Harmonics are measured in the shunt configuration in a 50 Ω environment
 RF_{IN} and RF_{OUT} are both connected to DC ground

Representative performance data at 25°C for 8.2 pF WLCSP Package



^{*}The data shown is based on the TCP-1082N device performance, for reference only. The TCP-3082H performance data will be available in the Production Datasheet.

Table 3. ABSOLUTE MAXIMUM RATINGS

Parameter	Rating	Units
Input Power	+40	dBm
Bias Voltage	+25 (Note 5)	V
Operating Temperature Range	-30 to +85	°C
Storage Temperature Range	-55 to +125	°C
ESD – Human Body Model	Class 1A JEDEC HBM Standard (Note 6)	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

5. WLCSP: Recommended Bias Voltage not to exceed 20 V

- 6. Class 1A defined as passing 250 V, but may fail after exposure to 500 V ESD pulse

ASSEMBLY CONSIDERATIONS AND REFLOW PROFILE

The following assembly considerations should be observed:

Cleanliness

These chips should be handled in a clean environment.

Electro-static Sensitivity

ON Semiconductor's PTICs are ESD Class 1A sensitive. The proper ESD handling procedures should be used.

Mounting


The WLCSP PTIC is fabricated for Flip Chip solder mounting. Connectivity to the RF and Bias terminations on the PTIC die is established through copper pillar posts (53 μ m nominal height) topped with lead-free SAC351 solder caps (28 μ m nominal height). The PTIC die is RoHS-compliant and compatible with lead-free soldering profile.

Post-reflow Cleaning

Use of ultrasonic cleaning is not recommended for pillared devices as it may lead to premature fatigue failure of the pillars.

Molding

The PTIC die is compatible for over-molding or under-fill.



This reflow profile is a guideline for Pb-free solder materials. Adjustments to this profile are necessary based on specific process requirements and board size, thickness and density. Not to exceed 260° C for 5 seconds.

Figure 6. Reflow Profile

ORIENTATION OF THE PTIC FOR OPTIMUM LOSSES

When configuring the PTIC in your specific circuit design, at least one of the RF terminals must be connected to DC ground. If minimum transition times are required, DC ground on both RF terminals is recommended. To minimize losses, the PTIC should be oriented such that RF2 is at the lower RF impedance of the two RF nodes. A shunt PTIC, for example, should have RF2 connected to RF ground.




Figure 7. PTIC Orientation Functional Block Diagram

PART NUMBER DEFINITION

Example: TCP-3082H-DT


TCP		-	30	82	Н	-	D	Т
Product Family	<u>Process Status</u>		Process Generation	<u>Capacitor</u> <u>Value</u>	Tuning		Package / Format	Packing
ТСР	"blank" = Production X = Pilot Production S = Special/Custom P = Prototype	-	10 = Gen 1.0 30 = Gen 3.0	12 = 1.2 pF 27 = 2.7 pF 33 = 3.3 pF 39 = 3.9 pF 47 = 4.7 pF 56 = 5.6 pF 68 = 6.8 pF 82 = 8.2 pF	N = Normal H = High	-	D = WLCSP Q = QFN	T = T&R

Table 4. PART NUMBERS

	Сарас	itance	
Part Number	2 V	20 V	Package
TCP-3082H-DT	8.20	2.09	12-Pillar WLCSP
TCP-3082H-QT	8.20	2.09	6-Pin QFN

PACKAGE DIMENSIONS

WLCSP12, 1.18x0.72 CASE 567KE **ISSUE O**




C SEATING PLANE

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER


CROWNS OF SOLDER E			
	MILLIMETERS		
DIM	MIN	MAX	
Α	0.590	0.639	
A1	0.069	0.093	
b	0.079	0.129	
b1	0.044	0.094	
D	1.179 BSC		
E	0.722 BSC		
e	0.150 BSC		
e1	0.159	BSC	
e2	0.300	BSC	
e3	0.460	BSC	
e4	0.425	BSC	

RECOMMENDED SOLDERING FOOTPRINT



DIMENSIONS: MILLIMETERS

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual COLDERATION Mounting Techniques Reference Manual, SOLDERRM/D.



SIDE VIEW


A1 🗂


0.05 C

NOTE 3


PACKAGE DIMENSIONS

QFN6 1.6x1.2, 0.5P CASE 485DX **ISSUE A**





ALTERNATE TERMINAL CONSTRUCTIONS





DETAIL B


ALTERNATE CONSTRUCTIONS

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994
- 2. CONTROLLING DIMENSION: MILLIMETERS.


	MILLIMETERS			
DIM	MIN MAX			
Α	0.90	1.00		
A1	0.00	0.05		
A3	0.15 REF			
b	0.22 0.28			
D	1.60 BSC			
E	1.20 BSC			
е	0.50 BSC			
L	0.39 0.46			
L1	0.15			







RECOMMENDED MOUNTING FOOTPRINT



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ParaScan is a trademark of Paratek Microwave, Inc.

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative