- 1x LPUART (Stop 2 wake-up)
- 3x SPIs (4x SPIs with the Quad SPI)
- CAN (2.0B Active) and SDMMC interface
- SWPMI single wire protocol master I/F
- IRTIM (Infrared interface)

- 14-channel DMA controller
- True random number generator
- CRC calculation unit, 96-bit unique ID
- Development support: serial wire debug (SWD), JTAG, Embedded Trace Macrocell™

Table 1. Device summary

Reference	Part numbers		
STM32L486xx	STM32L486JG, STM32L486QG, STM32L486RG, STM32L486VG, STM32L486ZG		

STM32L486xx Contents

Contents

1	Intro	duction
2	Desc	ription
3	Fund	tional overview
	3.1	ARM® Cortex®-M4 core with FPU
	3.2	Adaptive real-time memory accelerator (ART Accelerator™) 18
	3.3	Memory protection unit
	3.4	Embedded Flash memory
	3.5	Embedded SRAM
	3.6	Firewall
	3.7	Boot modes
	3.8	Cyclic redundancy check calculation unit (CRC)
	3.9	Power supply management
		3.9.1 Power supply schemes
		3.9.2 Power supply supervisor
		3.9.3 Voltage regulator
		3.9.4 Low-power modes
		3.9.5 Reset mode
		3.9.6 VBAT operation
	3.10	Interconnect matrix
	3.11	Clocks and startup 36
	3.12	General-purpose inputs/outputs (GPIOs)
	3.13	Direct memory access controller (DMA)
	3.14	Interrupts and events 40
		3.14.1 Nested vectored interrupt controller (NVIC)
		3.14.2 Extended interrupt/event controller (EXTI)
	3.15	Analog to digital converter (ADC)
		3.15.1 Temperature sensor
		3.15.2 Internal voltage reference (VREFINT)
		3.15.3 VBAT battery voltage monitoring
	3.16	Digital to analog converter (DAC)



Contents STM32L486xx

	3.17	Voltage reference buffer (VREFBUF)	3
	3.18	Comparators (COMP) 44	4
	3.19	Operational amplifier (OPAMP) 44	4
	3.20	Touch sensing controller (TSC)	4
	3.21	Liquid crystal display controller (LCD)	5
	3.22	Digital filter for Sigma-Delta Modulators (DFSDM)	5
	3.23	Random number generator (RNG)	7
	3.24	Advanced encryption standard hardware accelerator (AES) 47	7
	3.25	Timers and watchdogs	3
		3.25.1 Advanced-control timer (TIM1, TIM8)	3
		3.25.2 General-purpose timers (TIM2, TIM3, TIM4, TIM5, TIM15, TIM16, TIM17)	9
		3.25.3 Basic timers (TIM6 and TIM7)	9
		3.25.4 Low-power timer (LPTIM1 and LPTIM2)	9
		3.25.5 Infrared interface (IRTIM)	J
		3.25.6 Independent watchdog (IWDG)	J
		3.25.7 System window watchdog (WWDG)	
		3.25.8 SysTick timer	
	3.26	Real-time clock (RTC) and backup registers 5	
	3.27	Inter-integrated circuit interface (I ² C)	2
	3.28	Universal synchronous/asynchronous receiver transmitter (USART) 53	3
	3.29	Low-power universal asynchronous receiver transmitter (LPUART) 54	1
	3.30	Serial peripheral interface (SPI)	5
	3.31	Serial audio interfaces (SAI)	5
	3.32	Single wire protocol master interface (SWPMI) 56	3
	3.33	Controller area network (CAN)	3
	3.34	Secure digital input/output and MultiMediaCards Interface (SDMMC) 57	7
	3.35	Universal serial bus on-the-go full-speed (OTG_FS)	7
	3.36	Flexible static memory controller (FSMC) 58	3
	3.37	Quad SPI memory interface (QUADSPI)	9
	3.38	Development support	J
		3.38.1 Serial wire JTAG debug port (SWJ-DP)	J
		3.38.2 Embedded Trace Macrocell™	J
4	Pino	uts and pin description	1



STM32L486xx Contents

5	Memo	ry map	ping
6	Electr	ical cha	aracteristics
	6.1	Parame	ter conditions
		6.1.1	Minimum and maximum values
		6.1.2	Typical values
		6.1.3	Typical curves
		6.1.4	Loading capacitor
		6.1.5	Pin input voltage
		6.1.6	Power supply scheme
		6.1.7	Current consumption measurement
	6.2	Absolute	e maximum ratings
	6.3	Operatir	ng conditions112
		6.3.1	General operating conditions
		6.3.2	Operating conditions at power-up / power-down
		6.3.3	Embedded reset and power control block characteristics
		6.3.4	Embedded voltage reference
		6.3.5	Supply current characteristics
		6.3.6	Wakeup time from low-power modes and voltage scaling transition times
		6.3.7	External clock source characteristics
		6.3.8	Internal clock source characteristics
		6.3.9	PLL characteristics
		6.3.10	Flash memory characteristics
		6.3.11	EMC characteristics
		6.3.12	Electrical sensitivity characteristics
		6.3.13	I/O current injection characteristics
		6.3.14	I/O port characteristics
		6.3.15	NRST pin characteristics
		6.3.16	Extended interrupt and event controller input (EXTI) characteristics 170
		6.3.17	Analog switches booster
		6.3.18	Analog-to-Digital converter characteristics
		6.3.19	Digital-to-Analog converter characteristics
		6.3.20	Voltage reference buffer characteristics
		6.3.21	Comparator characteristics
		6.3.22	Operational amplifiers characteristics
		6.3.23	Temperature sensor characteristics



Contents STM32L486xx

Orde	ering inf	ormation	252
	7.6.2	Selecting the product temperature range	249
	7.6.1	Reference document	249
7.6	Therma	al characteristics	249
7.5	LQFP6	4 package information	246
7.4	WLCSI	P72 package information	243
7.3	LQFP1	00 package information	240
7.2	UFBGA	A132 package information	237
7.1	LQFP1	44 package information	233
Pacl	cage info	ormation	233
	6.3.30	SWPMI characteristics	232
	6.3.29	FSMC characteristics	215
	6.3.28	Communication interfaces characteristics	202
	6.3.27		
	6.3.26		
	6.3.25	2,	
	6.3.24	V _{BAT} monitoring characteristics	196
	7.1 7.2 7.3 7.4 7.5 7.6	6.3.25 6.3.26 6.3.27 6.3.28 6.3.29 6.3.30 Package info 7.1 LQFP1 7.2 UFBGA 7.3 LQFP1 7.4 WLCSI 7.5 LQFP6 7.6 Therma 7.6.1 7.6.2	6.3.25 LCD controller characteristics 6.3.26 DFSDM characteristics 6.3.27 Timer characteristics 6.3.28 Communication interfaces characteristics 6.3.29 FSMC characteristics 6.3.30 SWPMI characteristics Package information 7.1 LQFP144 package information 7.2 UFBGA132 package information 7.3 LQFP100 package information 7.4 WLCSP72 package information 7.5 LQFP64 package information 7.6 Thermal characteristics 7.6.1 Reference document



STM32L486xx List of tables

List of tables

15
19
25
31
34
39
42
42
47
48
52
53
56
66
67
86
93
3 102
109
110
111
116
processing
from Flash,
SMPS
processing
101
from Flash,
from Flash, 122
from Flash,122 processing
from Flash, 122 processing 123
from Flash, 122 processing 123
from Flash,
from Flash,



DocID025977 Rev 6

List of tables STM32L486xx

	running from Flash, ART disable	126
Table 37.	Typical current consumption in Run modes, with different codes running from	
	Flash, ART disable and power supplied by external SMPS (VDD12 = 1.10 V)	127
Table 38.	Typical current consumption in Run modes, with different codes running	
	from Flash, ART disable and power supplied by external SMPS (VDD12 = 1.05 V)	127
Table 39.	Typical current consumption in Run and Low-power run modes, with different codes	
		128
Table 40.	Typical current consumption in Run mode, with different codes running from	
	SRAM1 and power supplied by external SMPS (VDD12 = 1.10 V)	128
Table 41.	Typical current consumption in Run mode, with different codes running from	
	SRAM1 and power supplied by external SMPS (VDD12 = 1.05 V)	
Table 42.	Current consumption in Sleep and Low-power sleep modes, Flash ON	130
Table 43.	Current consumption in Sleep, Flash ON and power supplied by external SMPS	
	(VDD12 = 1.10 V)	131
Table 44.	Current consumption in Low-power sleep modes, Flash in power-down	131
Table 45.	Current consumption in Stop 2 mode	132
Table 46.	Current consumption in Stop 1 mode	134
Table 47.	Current consumption in Stop 0 mode	136
Table 48.	Current consumption in Standby mode	137
Table 49.	Current consumption in Shutdown mode	138
Table 50.	Current consumption in VBAT mode	
Table 51.	Peripheral current consumption	
Table 52.	Low-power mode wakeup timings	
Table 53.	Regulator modes transition times	
Table 54.	Wakeup time using USART/LPUART	
Table 55.	High-speed external user clock characteristics	
Table 56.	Low-speed external user clock characteristics	
Table 57.	HSE oscillator characteristics	
Table 58.	LSE oscillator characteristics (f _{LSE} = 32.768 kHz)	
Table 59.	HSI16 oscillator characteristics	
Table 60.	MSI oscillator characteristics	
Table 61.	LSI oscillator characteristics	
Table 62.	PLL, PLLSAI1, PLLSAI2 characteristics	
Table 63.	Flash memory characteristics	
Table 64.	Flash memory endurance and data retention	
Table 65.	EMS characteristics	
Table 66.	EMI characteristics	161
Table 67.	ESD absolute maximum ratings	
Table 68.	Electrical sensitivities	
Table 69.	I/O current injection susceptibility	
Table 70.	I/O static characteristics	
Table 71.	Output voltage characteristics	
Table 72.	I/O AC characteristics	
Table 73.	NRST pin characteristics	
Table 74.	EXTI Input Characteristics	
Table 75.	Analog switches booster characteristics	
Table 76.	ADC characteristics	
Table 77.	Maximum ADC RAIN	
Table 78.	ADC accuracy - limited test conditions 1	
Table 79. Table 80.	ADC accuracy - limited test conditions 2	
Table 80.	ADC accuracy - limited test conditions 3	
i abie o I.	ADO accuracy - Inflited test conditions 4	101

\7/

STM32L486xx List of tables

Table 82.	DAC characteristics	
Table 83.	DAC accuracy	
Table 84.	VREFBUF characteristics	
Table 85.	COMP characteristics	
Table 86.	OPAMP characteristics	
Table 87.	TS characteristics	
Table 88.	V _{BAT} monitoring characteristics	
Table 89.	V _{BAT} charging characteristics	
Table 90.	LCD controller characteristics	
Table 91.	DFSDM characteristics	
Table 92.	TIMx characteristics	
Table 93.	IWDG min/max timeout period at 32 kHz (LSI)	
Table 94.	WWDG min/max timeout value at 80 MHz (PCLK)	
Table 95.	I2C analog filter characteristics	202
Table 96.	SPI characteristics	203
Table 97.	Quad SPI characteristics in SDR mode	206
Table 98.	QUADSPI characteristics in DDR mode	207
Table 99.	SAI characteristics	208
Table 100.	SD / MMC dynamic characteristics, VDD=2.7 V to 3.6 V	210
Table 101.	eMMC dynamic characteristics, VDD = 1.71 V to 1.9 V	211
Table 102.	USB OTG DC electrical characteristics	212
Table 103.	USB OTG electrical characteristics	213
Table 104.	USB BCD DC electrical characteristics	213
Table 105.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings	217
Table 106.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read-NWAIT timings	217
Table 107.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings	218
Table 108.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write-NWAIT timings	219
Table 109.	Asynchronous multiplexed PSRAM/NOR read timings	
Table 110.	Asynchronous multiplexed PSRAM/NOR read-NWAIT timings	
Table 111.	Asynchronous multiplexed PSRAM/NOR write timings	222
Table 112.	Asynchronous multiplexed PSRAM/NOR write-NWAIT timings	
Table 113.	Synchronous multiplexed NOR/PSRAM read timings	
Table 114.	Synchronous multiplexed PSRAM write timings	
Table 115.	Synchronous non-multiplexed NOR/PSRAM read timings	
Table 116.	Synchronous non-multiplexed PSRAM write timings	
Table 117.	Switching characteristics for NAND Flash read cycles	
Table 118.	Switching characteristics for NAND Flash write cycles	231
Table 119.	SWPMI electrical characteristics	232
Table 120.	LQFP144 - 144-pin, 20 x 20 mm low-profile quad flat package	
	mechanical data	234
Table 121.	UFBGA132 - 132-ball, 7 x 7 mm ultra thin fine pitch ball grid array	
	package mechanical data	237
Table 122.	UFBGA132 recommended PCB design rules (0.5 mm pitch BGA)	
Table 123.	LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package	
	mechanical data	240
Table 124.	WLCSP72 - 72-ball, 4.4084 x 3.7594 mm, 0.4 mm pitch wafer level chip	
	scale package mechanical data	243
Table 125.	WLCSP72 recommended PCB design rules (0.4 mm pitch BGA)	
Table 126.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat	
	package mechanical data	246
Table 127.	. •	
Table 128.	-	



DocID025977 Rev 6

List of table	es	STM32L486xx
Table 129	Document revision history	253

STM32L486xx List of figures

List of figures

Figure 1.	STM32L486xx block diagram	17
Figure 2.	Power supply overview	
Figure 3.	Clock tree	
Figure 4.	Voltage reference buffer	43
Figure 5.	STM32L486Zx LQFP144 pinout ⁽¹⁾	61
Figure 6.	STM32L486Zx, external SMPS device, LQFP144 pinout ⁽¹⁾	62
Figure 7.	STM32L486Qx UFBGA132 ballout ⁽¹⁾	63
Figure 8.	STM32L486Vx LQFP100 pinout ⁽¹⁾	
Figure 9.	STM32L486Jx WLCSP72 ballout ⁽¹⁾	64
Figure 10.	STM32L486Jx, external SMPS device, WLCSP72 ballout ⁽¹⁾	64
Figure 11.	STM32L486Rx LQFP64 pinout ⁽¹⁾	65
Figure 12.	STM32L486Rx LQFP64 pinout ⁽¹⁾ STM32L486Rx, external SMPS device, LQFP64 pinout ⁽¹⁾	66
Figure 13.	STM32L486xx memory map	
Figure 14.	Pin loading conditions	106
Figure 15.	Pin input voltage	106
Figure 16.	Power supply scheme	107
Figure 17.	Current consumption measurement scheme with and without external	
	SMPS power supply	
Figure 18.	VREFINT versus temperature	117
Figure 19.	High-speed external clock source AC timing diagram	
Figure 20.	Low-speed external clock source AC timing diagram	
Figure 21.	Typical application with an 8 MHz crystal	150
Figure 22.	Typical application with a 32.768 kHz crystal	
Figure 23.	HSI16 frequency versus temperature	
Figure 24.	Typical current consumption versus MSI frequency	
Figure 25.	I/O input characteristics	165
Figure 26.	I/O AC characteristics definition ⁽¹⁾	
Figure 27.	Recommended NRST pin protection	
Figure 28.	ADC accuracy characteristics	
Figure 29.	Typical connection diagram using the ADC	
Figure 30.	12-bit buffered / non-buffered DAC	
Figure 31.	SPI timing diagram - slave mode and CPHA = 0	
Figure 32.	SPI timing diagram - slave mode and CPHA = 1	
Figure 33.	SPI timing diagram - master mode	
Figure 34.	Quad SPI timing diagram - SDR mode	
Figure 35.	Quad SPI timing diagram - DDR mode	
Figure 36.	SAI master timing waveforms	
Figure 37.	SAI slave timing waveforms	
Figure 38.	SDIO high-speed mode	
Figure 39.	SD default mode	
Figure 40.	USB OTG timings – definition of data signal rise and fall time	
Figure 41.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms	
Figure 42.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms	
Figure 43.	Asynchronous multiplexed PSRAM/NOR read waveforms	
Figure 44.	Asynchronous multiplexed PSRAM/NOR write waveforms	
Figure 45.	Synchronous multiplexed NOR/PSRAM read timings	
Figure 46.	Synchronous multiplexed PSRAM write timings	
Figure 47.	Synchronous non-multiplexed NOR/PSRAM read timings	227



DocID025977 Rev 6

List of figures STM32L486xx

Figure 48.	Synchronous non-multiplexed PSRAM write timings	. 228
Figure 49.	NAND controller waveforms for read access	
Figure 50.	NAND controller waveforms for write access	. 230
Figure 51.	NAND controller waveforms for common memory read access	. 230
Figure 52.	NAND controller waveforms for common memory write access	. 231
Figure 53.	LQFP144 - 144-pin, 20 x 20 mm low-profile quad flat package outline	
Figure 54.	LQFP144 - 144-pin,20 x 20 mm low-profile quad flat package	
	recommended footprint	. 235
Figure 55.	LQFP144 marking (package top view)	
Figure 56.	UFBGA132 - 132-ball, 7 x 7 mm ultra thin fine pitch ball grid array	
	package outline	. 237
Figure 57.	UFBGA132 - 132-ball, 7 x 7 mm ultra thin fine pitch ball grid array	
	package recommended footprint	. 238
Figure 58.	UFBGA132 marking (package top view)	
Figure 59.	LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat package outline	. 240
Figure 60.	LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat	
	recommended footprint	. 241
Figure 61.	LQFP100 marking (package top view)	. 242
Figure 62.	WLCSP72 - 72-ball, 4.4084 x 3.7594 mm, 0.4 mm pitch wafer level chip	
	scale package outline	. 243
Figure 63.	WLCSP72 - 72-ball, 4.4084 x 3.7594 mm, 0.4 mm pitch wafer level	
	chip scale package recommended footprint	. 244
Figure 64.	WLCSP72 marking (package top view)	. 245
Figure 65.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline	. 246
Figure 66.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package	
	recommended footprint	. 247
Figure 67.	LQFP64 marking (package top view)	. 248
Figure 68.	LQFP64 P _D max vs. T _A	. 251



STM32L486xx Introduction

1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32L486xx microcontrollers.

This document should be read in conjunction with the STM32L4x6 reference manual (RM0351). The reference manual is available from the STMicroelectronics website www.st.com.

For information on the ARM[®] Cortex[®]-M4 core, please refer to the Cortex[®]-M4 Technical Reference Manual, available from the www.arm.com website.









Description STM32L486xx

2 Description

The STM32L486xx devices are the ultra-low-power microcontrollers based on the high-performance ARM® Cortex®-M4 32-bit RISC core operating at a frequency of up to 80 MHz. The Cortex-M4 core features a Floating point unit (FPU) single precision which supports all ARM single-precision data-processing instructions and data types. It also implements a full set of DSP instructions and a memory protection unit (MPU) which enhances application security.

The STM32L486xx devices embed high-speed memories (1 Mbyte of Flash memory, 128 Kbyte of SRAM), a flexible external memory controller (FSMC) for static memories (for devices with packages of 100 pins and more), a Quad SPI flash memories interface (available on all packages) and an extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB buses and a 32-bit multi-AHB bus matrix.

The STM32L486xx devices embed several protection mechanisms for embedded Flash memory and SRAM: readout protection, write protection, proprietary code readout protection and Firewall.

The devices offer up to three fast 12-bit ADCs (5 Msps), two comparators, two operational amplifiers, two_DAC channels, an internal voltage reference buffer, a low-power RTC, two general-purpose 32-bit timer, two 16-bit PWM timers dedicated to motor control, seven general-purpose 16-bit timers, and two 16-bit low-power timers. The devices support four digital filters for external sigma delta modulators (DFSDM).

In addition, up to 24 capacitive sensing channels are available. The devices also embed an integrated LCD driver 8x40 or 4x44, with internal step-up converter.

They also feature standard and advanced communication interfaces.

- Three I2Cs
- Three SPIs
- Three USARTs, two UARTs and one Low-Power UART.
- Two SAIs (Serial Audio Interfaces)
- One SDMMC
- One CAN
- One USB OTG full-speed
- One SWPMI (Single Wire Protocol Master Interface)

The STM32L486xx devices embed AES hardware accelerator.

The STM32L486xx operates in the -40 to +85 °C (+105 °C junction), -40 to +105 °C (+125 °C junction) and -40 to +125 °C (+130 °C junction) temperature ranges from a 1.71 to 3.6 V V_{DD} power supply when using internal LDO regulator and a 1.05 to 1.32V V_{DD12} power supply when using external SMPS supply. A comprehensive set of power-saving modes allows the design of low-power applications.

Some independent power supplies are supported: analog independent supply input for ADC, DAC, OPAMPs and comparators, 3.3 V dedicated supply input for USB and up to 14 I/Os can be supplied independently down to 1.08V. A VBAT input allows to backup the RTC and backup registers. Dedicated V_{DD12} power supplies can be used to bypass the internal LDO regulator when connected to an external SMPS.

The STM32L486xx family offers five packages from 64-pin to 144-pin packages.

STM32L486xx Description

Table 2. STM32L486xx family device features and peripheral counts

Peripheral			STM32L486Qx		STM32L486Jx	STM32L486Rx	
Flash memory				1 MB		L	
SRAM				128 KB			
External memory controller for static memories		Yes	Yes	Yes ⁽¹⁾	No	No	
Quad SPI				Yes			
	Advanced control			2 (16-bit)			
	General purpose			5 (16-bit) 2 (32-bit)			
	Basic			2 (16-bit)			
Timers	Low power			2 (16-bit)			
	SysTick timer			1			
	Watchdog timers (independent , window)	2					
	SPI			3			
	I ² C			3			
	USART			3			
	UART LPUART			2 1			
Comm. interfaces	SAI			2			
	CAN	1					
	USB OTG FS	Yes					
	SDMMC	Yes					
	SWPMI	Yes					
Digital filters delta modula		Yes (4 filters)					
Number of channels		8					
RTC		Yes					
Tamper pins			3		2	2	
LCD COM x SEG		Yes 8x40 or 4x44	Yes 8x40 or 4x44	Yes 8x40 or 4x44	Yes 8x28 or 4x32	Yes 8x28 or 4x32	
Random generator		Yes					
AES				Yes			



DocID025977 Rev 6

Description STM32L486xx

Table 2. STM32L486xx family device features and peripheral counts (continued)

Peripheral	STM32L486Zx	STM32L486Qx	STM32L486Vx	STM32L486Jx	STM32L486Rx						
GPIOs ⁽²⁾	114	109	82	57	51						
Wakeup pins	5	5	5	4	4						
Nb of I/Os down to 1.08 V	14	14	0	6	0						
Capacitive sensing Number of channels	24	24	21	12	12						
12-bit ADCs	3	3	3	3	3						
Number of channels	24	19	16	16	16						
12-bit DAC channels		2									
Internal voltage reference buffer		Y	⁄es		No						
Analog comparator			2								
Operational amplifiers			2								
Max. CPU frequency			80 MHz								
Operating voltage (V _{DD})			1.71 to 3.6 V								
Operating voltage (V _{DD12})			1.05 to 1.32 V								
Operating temperature	Ambient operating temperature: -40 to 85 °C / -40 to 105 °C / -40 to 125 °C Junction temperature: -40 to 105 °C / -40 to 125 °C / -40 to 130 °C										
Packages	LQFP144	UFBGA132	.132 LQFP100 WLCSP72 LQFP64								

^{1.} For the LQFP100 package, only FMC Bank1 is available. Bank1 can only support a multiplexed NOR/PSRAM memory using the NE1 Chip Select.

^{2.} In case external SMPS package type is used, 2 GPIO's are replaced by VDD12 pins to connect the SMPS power supplies hence reducing the number of available GPIO's by 2.

STM32L486xx Description




Figure 1. STM32L486xx block diagram

Note: AF: alternate function on I/O pins.

DocID025977 Rev 6 17/258

3 Functional overview

3.1 ARM® Cortex®-M4 core with FPU

The ARM® Cortex®-M4 with FPU processor is the latest generation of ARM processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.

The ARM® Cortex®-M4 with FPU 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

The processor supports a set of DSP instructions which allow efficient signal processing and complex algorithm execution.

Its single precision FPU speeds up software development by using metalanguage development tools, while avoiding saturation.

With its embedded ARM core, the STM32L486xx family is compatible with all ARM tools and software.

Figure 1 shows the general block diagram of the STM32L486xx family devices.

3.2 Adaptive real-time memory accelerator (ART Accelerator™)

The ART Accelerator™ is a memory accelerator which is optimized for STM32 industry-standard ARM® Cortex®-M4 processors. It balances the inherent performance advantage of the ARM® Cortex®-M4 over Flash memory technologies, which normally requires the processor to wait for the Flash memory at higher frequencies.

To release the processor near 100 DMIPS performance at 80MHz, the accelerator implements an instruction prefetch queue and branch cache, which increases program execution speed from the 64-bit Flash memory. Based on CoreMark benchmark, the performance achieved thanks to the ART accelerator is equivalent to 0 wait state program execution from Flash memory at a CPU frequency up to 80 MHz.

3.3 Memory protection unit

The memory protection unit (MPU) is used to manage the CPU accesses to memory to prevent one task to accidentally corrupt the memory or resources used by any other active task. This memory area is organized into up to 8 protected areas that can in turn be divided up into 8 subareas. The protection area sizes are between 32 bytes and the whole 4 gigabytes of addressable memory.

The MPU is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting, based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.

577

3.4 Embedded Flash memory

STM32L486xx devices feature 1 Mbyte of embedded Flash memory available for storing programs and data. The Flash memory is divided into two banks allowing read-while-write operations. This feature allows to perform a read operation from one bank while an erase or program operation is performed to the other bank. The dual bank boot is also supported. Each bank contains 256 pages of 2 Kbyte.

Flexible protections can be configured thanks to option bytes:

- Readout protection (RDP) to protect the whole memory. Three levels are available:
 - Level 0: no readout protection
 - Level 1: memory readout protection: the Flash memory cannot be read from or written to if either debug features are connected, boot in RAM or bootloader is selected
 - Level 2: chip readout protection: debug features (Cortex-M4 JTAG and serial wire), boot in RAM and bootloader selection are disabled (JTAG fuse). This selection is irreversible.

Table 3. Access status ve	ersus readout protection	level and execution modes

Area	Protection	U	ser execution	on	Debug, boot from RAM or boot from system memory (loader)					
	level	Read	Write	Erase	Read	Write	Erase			
Main	1	Yes	Yes	Yes	No	No	No			
memory	2	Yes	Yes	Yes	N/A	N/A	N/A			
System	1	Yes	No	No	Yes	No	No			
memory	2	Yes	No	No	N/A	N/A	N/A			
Option	1	Yes	Yes	Yes	Yes	Yes	Yes			
bytes	2	Yes	No	No	N/A	N/A	N/A			
Backup	1	Yes	Yes	N/A ⁽¹⁾	No	No	N/A ⁽¹⁾			
registers	2	Yes	Yes	N/A	N/A	N/A	N/A			
CDAMO	1	Yes	Yes	Yes ⁽¹⁾	No	No	No ⁽¹⁾			
SRAM2	2	Yes	Yes	Yes	N/A	N/A	N/A			

^{1.} Erased when RDP change from Level 1 to Level 0.

- Write protection (WRP): the protected area is protected against erasing and programming. Two areas per bank can be selected, with 2-Kbyte granularity.
- Proprietary code readout protection (PCROP): a part of the flash memory can be protected against read and write from third parties. The protected area is execute-only: it can only be reached by the STM32 CPU, as an instruction code, while all other accesses (DMA, debug and CPU data read, write and erase) are strictly prohibited. One area per bank can be selected, with 64-bit granularity. An additional option bit (PCROP_RDP) allows to select if the PCROP area is erased or not when the RDP protection is changed from Level 1 to Level 0.



The whole non-volatile memory embeds the error correction code (ECC) feature supporting:

- single error detection and correction
- double error detection.
- The address of the ECC fail can be read in the ECC register

3.5 Embedded SRAM

STM32L486xx devices feature 128 Kbyte of embedded SRAM. This SRAM is split into two blocks:

- 96 Kbyte mapped at address 0x2000 0000 (SRAM1)
- 32 Kbyte located at address 0x1000 0000 with hardware parity check (SRAM2).

This block is accessed through the ICode/DCode buses for maximum performance. These 32 Kbyte SRAM can also be retained in Standby mode.

The SRAM2 can be write-protected with 1 Kbyte granularity.

The memory can be accessed in read/write at CPU clock speed with 0 wait states.

3.6 Firewall

The device embeds a Firewall which protects code sensitive and secure data from any access performed by a code executed outside of the protected areas.

Each illegal access generates a reset which kills immediately the detected intrusion.

The Firewall main features are the following:

- Three segments can be protected and defined thanks to the Firewall registers:
 - Code segment (located in Flash or SRAM1 if defined as executable protected area)
 - Non-volatile data segment (located in Flash)
 - Volatile data segment (located in SRAM1)
- The start address and the length of each segments are configurable:
 - Code segment: up to 1024 Kbyte with granularity of 256 bytes
 - Non-volatile data segment: up to 1024 Kbyte with granularity of 256 bytes
 - Volatile data segment: up to 96 Kbyte with a granularity of 64 bytes
- Specific mechanism implemented to open the Firewall to get access to the protected areas (call gate entry sequence)
- Volatile data segment can be shared or not with the non-protected code
- Volatile data segment can be executed or not depending on the Firewall configuration

The Flash readout protection must be set to level 2 in order to reach the expected level of protection.

3.7 Boot modes

At startup, BOOT0 pin and BOOT1 option bit are used to select one of three boot options:

- Boot from user Flash
- Boot from system memory
- Boot from embedded SRAM

The boot loader is located in system memory. It is used to reprogram the Flash memory by using USART, I2C, SPI, CAN or USB OTG FS in Device mode through DFU (device firmware upgrade).

3.8 Cyclic redundancy check calculation unit (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

3.9 Power supply management

3.9.1 Power supply schemes

- V_{DD} = 1.71 to 3.6 V: external power supply for I/Os (V_{DDIO1}), the internal regulator and the system analog such as reset, power management and internal clocks. It is provided externally through VDD pins.
- V_{DD12} = 1.05 to 1.32 V: external power supply bypassing internal regulator when connected to an external SMPS. It is provided externally through VDD12 pins and only available on packages with the external SMPS supply option. VDD12 does not require any external decoupling capacitance and cannot support any external load.
- V_{DDA} = 1.62 V (ADCs/COMPs) / 1.8 (DACs/OPAMPs) to 3.6 V: external analog power supply for ADCs, DACs, OPAMPs, Comparators and Voltage reference buffer. The V_{DDA} voltage level is independent from the V_{DD} voltage.
- V_{DDUSB} = 3.0 to 3.6 V: external independent power supply for USB transceivers. The V_{DDUSB} voltage level is independent from the V_{DD} voltage.
- V_{DDIO2} = 1.08 to 3.6 V: external power supply for 14 I/Os (PG[15:2]). The V_{DDIO2} voltage level is independent from the V_{DD} voltage.
- V_{LCD} = 2.5 to 3.6 V: the LCD controller can be powered either externally through VLCD pin, or internally from an internal voltage generated by the embedded step-up converter.
- V_{BAT} = 1.55 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V_{DD} is not present.

Note: When the functions supplied by V_{DDA} , V_{DDUSB} or V_{DDIO2} are not used, these supplies should preferably be shorted to V_{DD} .



DocID025977 Rev 6

Note: If these supplies are tied to ground, the I/Os supplied by these power supplies are not 5 V tolerant (refer to Table 19: Voltage characteristics).

Note:

 V_{DDIOx} is the I/Os general purpose digital functions supply. V_{DDIOx} represents V_{DDIO1} or V_{DDIO2} , with $V_{DDIO1} = V_{DD}$. V_{DDIO2} supply voltage level is independent from V_{DDIO1} .




Figure 2. Power supply overview

3.9.2 Power supply supervisor

The device has an integrated ultra-low-power brown-out reset (BOR) active in all modes except Shutdown and ensuring proper operation after power-on and during power down. The device remains in reset mode when the monitored supply voltage V_{DD} is below a specified threshold, without the need for an external reset circuit.

The lowest BOR level is 1.71V at power on, and other higher thresholds can be selected through option bytes. The device features an embedded programmable voltage detector (PVD) that monitors the V_{DD} power supply and compares it to the VPVD threshold. An

DocID025977 Rev 6 22/258



interrupt can be generated when V_{DD} drops below the VPVD threshold and/or when V_{DD} is higher than the VPVD threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

In addition, the device embeds a Peripheral Voltage Monitor which compares the independent supply voltages V_{DDA} , V_{DDUSB} , V_{DDIO2} with a fixed threshold in order to ensure that the peripheral is in its functional supply range.



3.9.3 Voltage regulator

Two embedded linear voltage regulators supply most of the digital circuitries: the main regulator (MR) and the low-power regulator (LPR).

- The MR is used in the Run and Sleep modes and in the Stop 0 mode.
- The LPR is used in Low-Power Run, Low-Power Sleep, Stop 1 and Stop 2 modes. It is also used to supply the 32 Kbyte SRAM2 in Standby with SRAM2 retention.
- Both regulators are in power-down in Standby and Shutdown modes: the regulator output is in high impedance, and the kernel circuitry is powered down thus inducing zero consumption.

The ultralow-power STM32L486xx supports dynamic voltage scaling to optimize its power consumption in run mode. The voltage from the Main Regulator that supplies the logic (V_{CORF}) can be adjusted according to the system's maximum operating frequency.

There are two power consumption ranges:

- Range 1 with the CPU running at up to 80 MHz.
- Range 2 with a maximum CPU frequency of 26 MHz. All peripheral clocks are also limited to 26 MHz.

The V_{CORE} can be supplied by the low-power regulator, the main regulator being switched off. The system is then in Low-power run mode.

 Low-power run mode with the CPU running at up to 2 MHz. Peripherals with independent clock can be clocked by HSI16.

When the MR is in use, the STM32L486xx with the external SMPS option allows to force an external V_{CORE} supply on the VDD12 supply pins.

When V_{DD12} is forced by an external source and is higher than the output of the internal LDO, the current is taken from this external supply and the overall power efficiency is significantly improved if using an external step down DC/DC converter.

3.9.4 Low-power modes

The ultra-low-power STM32L486xx supports seven low-power modes to achieve the best compromise between low-power consumption, short startup time, available peripherals and available wakeup sources.



Table 4. STM32L486xx modes overview

	ption ⁽³⁾ Wakeup time	VMHz		WHz	ЛНZ ⁽⁶⁾	MHz to Range 1: 4 µs to Range 2: 64 µs	MHz	6 cycles AHz ⁽⁵⁾	MHz	35 µA/MHz 6 cycles 15 µA/MHz ⁽⁶⁾		
	Consumption ⁽³⁾	112 µA/MHz	40 µA/MHz ⁽⁵⁾	100 µA/MHz	39 µA/MHz ⁽⁶⁾	136 µA/MHz	37 µA/MHz 13 µA/MHz ⁽⁵⁾		35 µA/l		15 µA/N	
	Wakeup source		\$ 2	<u> </u>		N/A		Any interrupt or	event			
	DMA & Peripherals ⁽²⁾		All		All except OTG_FS, RNG	All except OTG_FS, RNG		All		All except OTG_FS_RNG		
2 5	Clocks		Š	<u> </u>		Any except PLL		Š	À			
	SRAM		Ž	5	O O (2)							
	Flash		ON(4)			ON ⁽⁴⁾		ON(4)	200			
	CPU		>	<u>6</u>		Yes		Ç Z	2			
	Regulator (1)	MR range 1	SMPS range 2 High	MR range2	SMPS range 2 Low	LPR	MR range 1	SMPS range 2 High	MR range2	SMPS	range 2 Low	
	Mode		Š	j K		LPRun		0	olego olego			



DocID025977 Rev 6

0.7 µs in SRAM 4.5 µs in Flash Wakeup time 4 µs in SRAM 6 µs in Flash Consumption⁽³⁾ 6.6 µA w/o RTC 6.9 µA w RTC 108 µA USARTx (x=1...5)⁽⁹⁾ USARTx (x=1...5)⁽⁹⁾ RTC, LCD, IWDG RTC, LCD, IWDG Reset pin, all I/Os Reset pin, all I/Os Wakeup source BOR, PVD, PVM I2Cx (x=1...3)⁽¹⁰⁾ BOR, PVD, PVM I2Cx (x=1...3)⁽¹⁰⁾ COMPx (x=1..2) COMPx (x=1..2) LPTIMx (x=1,2) LPTIMx (x=1,2) SWPMI1⁽¹²⁾ LPUART1⁽⁹⁾ $OTG_FS^{(11)}$ OTG_FS⁽¹¹⁾ SWPMI1⁽¹²⁾ LPUART1⁽⁹⁾ Table 4. STM32L486xx modes overview (continued) All other peripherals are All other peripherals are DMA & Peripherals⁽²⁾ USARTx (x=1...5)⁽⁹⁾ USARTx (x=1...5)⁽⁹⁾ RTC, LCD, IWDG I2Cx (x=1...3)⁽¹⁰⁾ RTC, LCD, IWDG I2Cx (x=1...3)⁽¹⁰⁾ BOR, PVD, PVM BOR, PVD, PVM OPAMPx (x=1,2) OPAMPx (x=1,2) COMPx (x=1,2) LPTIMx (x=1,2) COMPx (x=1,2) LPTIMx (x=1,2) DACx (x=1,2) DACx (x=1,2) LPUART1⁽⁹⁾ LPUART1⁽⁹⁾ frozen. frozen. Clocks LSE LSI LSE LSI SRAM <u>N</u> N O Flash ЭЩ Оff CPU ဍ 욷 Range 1⁽⁸⁾ Range 2⁽⁸⁾ Regulator LPR Stop 0 Stop 1 Mode



Table 4. STM32L486xx modes overview (continued)

LPR means Main regulator is OFF and Low-power regulator is ON.

2. All peripherals can be active or clock gated to save power consumption.

Typical current at V_{DD} = 1.8 V, 25°C. Consumptions values provided running from SRAM, Flash memory Off, 80 MHz in Range 1, 26 MHz in Range 2, 2 MHz in LPRun/LPSleep. რ

4. The Flash memory can be put in power-down and its clock can be gated off when executing from SRAM.

5. Theoretical value based on V_{DD} = 3.3 V, DC/DC Efficiency of 85%, V_{CORE} = 1.10 V

6. Theoretical value based on V_{DD} = 3.3 V, DC/DC Efficiency of 85%, V_{CORE} = 1.05 V

7. The SRAM1 and SRAM2 clocks can be gated on or off independently.

- SMPS mode can be used in STOP0 Mode, but no significant power gain can be expected.
- U(S)ART and LPUART reception is functional in Stop mode, and generates a wakeup interrupt on Start, address match or received frame event. <u>ග</u>
- 10. I2C address detection is functional in Stop mode, and generates a wakeup interrupt in case of address match. OTG_FS wakeup by resume from suspend and attach detection protocol event.
 SWPMI1 wakeup by resume from suspend.
- 14. I/Os can be configured with internal pull-up, pull-down or floating in Shutdown mode but the configuration is lost when exiting the Shutdown mode. 13. The I/Os with wakeup from Standby/Shutdown capability are: PA0, PC13, PE6, PA2, PC5.



By default, the microcontroller is in Run mode after a system or a power Reset. It is up to the user to select one of the low-power modes described below:

Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

Low-power run mode

This mode is achieved with V_{CORE} supplied by the low-power regulator to minimize the regulator's operating current. The code can be executed from SRAM or from Flash, and the CPU frequency is limited to 2 MHz. The peripherals with independent clock can be clocked by HSI16.

• Low-power sleep mode

This mode is entered from the low-power run mode. Only the CPU clock is stopped. When wakeup is triggered by an event or an interrupt, the system reverts to the low-power run mode.

• Stop 0, Stop 1 and Stop 2 modes

Stop mode achieves the lowest power consumption while retaining the content of SRAM and registers. All clocks in the V_{CORE} domain are stopped, the PLL, the MSI RC, the HSI16 RC and the HSE crystal oscillators are disabled. The LSE or LSI is still running.

The RTC can remain active (Stop mode with RTC, Stop mode without RTC).

Some peripherals with wakeup capability can enable the HSI16 RC during Stop mode to detect their wakeup condition.

Three Stop modes are available: Stop 0, Stop 1 and Stop 2 modes. In Stop 2 mode, most of the $V_{\rm CORE}$ domain is put in a lower leakage mode.

Stop 1 offers the largest number of active peripherals and wakeup sources, a smaller wakeup time but a higher consumption than Stop 2. In Stop 0 mode, the main regulator remains ON, allowing a very fast wakeup time but with much higher consumption.

The system clock when exiting from Stop 0, Stop 1 or Stop 2 modes can be either MSI up to 48 MHz or HSI16, depending on software configuration.

Standby mode

The Standby mode is used to achieve the lowest power consumption with BOR. The internal regulator is switched off so that the V_{CORE} domain is powered off. The PLL, the MSI RC, the HSI16 RC and the HSE crystal oscillators are also switched off.

The RTC can remain active (Standby mode with RTC, Standby mode without RTC).

The brown-out reset (BOR) always remains active in Standby mode.

The state of each I/O during standby mode can be selected by software: I/O with internal pull-up, internal pull-down or floating.

After entering Standby mode, SRAM1 and register contents are lost except for registers in the Backup domain and Standby circuitry. Optionally, SRAM2 can be retained in Standby mode, supplied by the low-power Regulator (Standby with SRAM2 retention mode).

The device exits Standby mode when an external reset (NRST pin), an IWDG reset, WKUP pin event (configurable rising or falling edge), or an RTC event occurs (alarm, periodic wakeup, timestamp, tamper) or a failure is detected on LSE (CSS on LSE).

The system clock after wakeup is MSI up to 8 MHz.



DocID025977 Rev 6 29/258

Shutdown mode

The Shutdown mode allows to achieve the lowest power consumption. The internal regulator is switched off so that the V_{CORE} domain is powered off. The PLL, the HSI16, the MSI, the LSI and the HSE oscillators are also switched off.

The RTC can remain active (Shutdown mode with RTC, Shutdown mode without RTC).

The BOR is not available in Shutdown mode. No power voltage monitoring is possible in this mode, therefore the switch to Backup domain is not supported.

SRAM1, SRAM2 and register contents are lost except for registers in the Backup domain.

The device exits Shutdown mode when an external reset (NRST pin), a WKUP pin event (configurable rising or falling edge), or an RTC event occurs (alarm, periodic wakeup, timestamp, tamper).

The system clock after wakeup is MSI at 4 MHz.



Table 5. Functionalities depending on the working mode⁽¹⁾

			lonantie			0/1		p 2	Stan		Shute	down	
Peripheral	Run	Sleep	Low- power run	Low- power sleep	-	Wakeup capability	-	Wakeup capability	-	Wakeup capability	-	Wakeup capability	VBAT
CPU	Y	-	Y	-	-	-	-	-	-	-	-	-	ı
Flash memory (1 MB)	O ⁽²⁾	O ⁽²⁾	O ⁽²⁾	O ⁽²⁾	-	-	-	-	-	-	-	1	-
SRAM1 (96 KB)	Υ	Y ⁽³⁾	Υ	Y ⁽³⁾	Υ	-	Υ	-	-	-	-	-	-
SRAM2 (32 KB)	Υ	Y ⁽³⁾	Υ	Y ⁽³⁾	Υ	-	Υ	-	O ⁽⁴⁾	-	-	-	-
FSMC	0	0	0	0	-	-	-	-	-	-	-	-	ī
Quad SPI	0	0	0	0	-	-	-	-	-	-	-	-	-
Backup Registers	Υ	Υ	Y	Y	Υ	-	Υ	-	Υ	-	Υ	-	Υ
Brown-out reset (BOR)	Y	Y	Y	Y	Y	Y	Y	Y	Υ	Y	-	1	-
Programmable Voltage Detector (PVD)	0	0	0	0	0	0	0	0	-	-	-	-	-
Peripheral Voltage Monitor (PVMx; x=1,2,3,4)	0	0	0	0	0	0	0	0	-	-	-	,	-
DMA	0	0	0	0	-	-	-	-	-	-	-	-	ī
High Speed Internal (HSI16)	0	0	0	0	(5)	-	(5)	-	-	-	-	-	-
High Speed External (HSE)	0	0	0	0	-	-	-	-	-	-	-	-	ı
Low Speed Internal (LSI)	0	0	0	0	0	-	0	-	0	-	-	1	-
Low Speed External (LSE)	0	0	0	0	0	-	0	-	0	-	0	1	0
Multi-Speed Internal (MSI)	0	0	0	0	-	-	-	-	-	-	-	1	-
Clock Security System (CSS)	0	0	0	0	-	-	-	-	-	-	-	1	-
Clock Security System on LSE	0	0	0	0	0	0	0	0	0	0	-	-	-
RTC / Auto wakeup	0	0	0	0	0	0	0	0	0	0	0	0	0
Number of RTC Tamper pins	3	3	3	3	3	0	3	0	3	0	3	0	3
LCD	0	0	0	0	0	0	0	0	-	-	-	-	-



DocID025977 Rev 6

Table 5. Functionalities depending on the working mode⁽¹⁾ (continued)

			lies dep			0/1	_	р 2		ndby	Shute	down	
Peripheral	Run	Sleep	Low- power run	Low- power sleep	-	Wakeup capability	•	Wakeup capability	1	Wakeup capability	-	Wakeup capability	VBAT
USB OTG FS	O ⁽⁸⁾	O ⁽⁸⁾	-	1	-	0	•	-	ı	-	-	-	-
USARTx (x=1,2,3,4,5)	0	0	0	0	O ⁽⁶⁾	O ⁽⁶⁾	ı	-	ı	-	-	-	1
Low-power UART (LPUART)	0	0	0	0	O ⁽⁶⁾	O ⁽⁶⁾	O ⁽⁶⁾	O ⁽⁶⁾	-	-	-	-	-
I2Cx (x=1,2)	0	0	0	0	O ⁽⁷⁾	O ⁽⁷⁾	-	-	-	-	-	-	-
I2C3	0	0	0	0	O ⁽⁷⁾	O ⁽⁷⁾	O ⁽⁷⁾	O ⁽⁷⁾		-	-	-	ı
SPIx (x=1,2,3)	0	0	0	0	-	-	-	-	-	-	-	-	-
CAN	0	0	0	0	-	-	-	-		-	-	-	ı
SDMMC1	0	0	0	0	-	-	-	-	-	-	-	-	-
SWPMI1	0	0	0	0	-	0	-	-	-	-	-	-	-
SAIx (x=1,2)	0	0	0	0	-	-	-	-	-	-	-	-	1
DFSDM1	0	0	0	0	-	-	-	-	-	-	-	-	-
ADCx (x=1,2,3)	0	0	0	0	-	-	-	-	-	-	-	-	-
DACx (x=1,2)	0	0	0	0	0	-	-	-	-	-	-	-	-
VREFBUF	0	0	0	0	0	-	-	-		-	-	-	ı
OPAMPx (x=1,2)	0	0	0	0	0	-	-	-	-	-	-	-	-
COMPx (x=1,2)	0	0	0	0	0	0	0	0	-	-	-	-	-
Temperature sensor	0	0	0	0	-	-	-	-		-	-	-	ı
Timers (TIMx)	0	0	0	0	-	-	-	-	-	-	-	-	-
Low-power timer 1 (LPTIM1)	0	0	0	0	0	0	0	0	-	-	-	-	-
Low-power timer 2 (LPTIM2)	0	0	0	0	0	0	-	-	-	-	-	-	-
Independent watchdog (IWDG)	0	0	0	0	0	0	0	0	0	0	-	-	-
Window watchdog (WWDG)	0	0	0	0	-	-	-	-	-	-	-	-	-
SysTick timer	0	0	0	0	-	-	-	-	1	-	-	-	-
Touch sensing controller (TSC)	0	0	0	0	-	-	ı	-	ı	-	-	-	ı
Random number generator (RNG)	O ⁽⁸⁾	O ⁽⁸⁾	-	-	-	-	-	-	-	-	_	_	-



Stop 0/1 Stop 2 Standby **Shutdown** capability capability capability capability Low-Low-**VBAT Peripheral** Run Sleep power power run sleep Wakeup Wakeup Wakeup Wakeup AFS hardware O 0 0 0 accelerator CRC calculation unit \circ 0 0 0 5 5 (11)(9)pins **GPIOs** O O 0 0 O 0 0 0 pins (10)(10)

Table 5. Functionalities depending on the working mode⁽¹⁾ (continued)

- 1. Legend: Y = Yes (Enable). O = Optional (Disable by default. Can be enabled by software). = Not available.
- 2. The Flash can be configured in power-down mode. By default, it is not in power-down mode.
- 3. The SRAM clock can be gated on or off.
- 4. SRAM2 content is preserved when the bit RRS is set in PWR CR3 register.
- Some peripherals with wakeup from Stop capability can request HSI16 to be enabled. In this case, HSI16 is woken up by the peripheral, and only feeds the peripheral which requested it. HSI16 is automatically put off when the peripheral does not need it anymore.
- 6. UART and LPUART reception is functional in Stop mode, and generates a wakeup interrupt on Start, address match or received frame event.
- 7. I2C address detection is functional in Stop mode, and generates a wakeup interrupt in case of address match.
- 8. Voltage scaling Range 1 only.
- 9. I/Os can be configured with internal pull-up, pull-down or floating in Standby mode.
- 10. The I/Os with wakeup from Standby/Shutdown capability are: PA0, PC13, PE6, PA2, PC5.
- 11. I/Os can be configured with internal pull-up, pull-down or floating in Shutdown mode but the configuration is lost when exiting the Shutdown mode.

3.9.5 Reset mode

In order to improve the consumption under reset, the I/Os state under and after reset is "analog state" (the I/O schmitt trigger is disable). In addition, the internal reset pull-up is deactivated when the reset source is internal.

3.9.6 VBAT operation

The VBAT pin allows to power the device VBAT domain from an external battery, an external supercapacitor, or from V_{DD} when no external battery and an external supercapacitor are present. The VBAT pin supplies the RTC with LSE and the backup registers. Three antitamper detection pins are available in VBAT mode.

VBAT operation is automatically activated when V_{DD} is not present.

An internal VBAT battery charging circuit is embedded and can be activated when V_{DD} is present.

Note: When the microcontroller is supplied from VBAT, external interrupts and RTC alarm/events do not exit it from VBAT operation.

4

DocID025977 Rev 6

3.10 Interconnect matrix

Several peripherals have direct connections between them. This allows autonomous communication between peripherals, saving CPU resources thus power supply consumption. In addition, these hardware connections allow fast and predictable latency.

Depending on peripherals, these interconnections can operate in Run, Sleep, low-power run and sleep, Stop 0, Stop 1 and Stop 2 modes.

Table 6. STM32L486xx peripherals interconnect matrix

Interconnect source	Interconnect destination	Interconnect action	Run	Sleep	Low-power run	Low-power sleep	Stop 0 / Stop 1	Stop 2
	TIMx	Timers synchronization or chaining	Υ	Υ	Υ	Υ	-	-
TIMx	ADCx DACx DFSDM1	Conversion triggers	Υ	Υ	Υ	Υ	-	-
	DMA	Memory to memory transfer trigger	Y	Υ	Υ	Υ	-	-
	COMPx	Comparator output blanking	Υ	Υ	Υ	Υ		-
TIM16/TIM17	IRTIM	Infrared interface output generation	Υ	Υ	Υ	Υ	-	-
COMPx	TIM1, 8 TIM2, 3	Timer input channel, trigger, break from analog signals comparison	Υ	Υ	Υ	Υ	-	-
COMPX	LPTIMERx	Low-power timer triggered by analog signals comparison	Υ	Υ	Υ	Υ	Υ	Y (1)
ADCx	TIM1, 8	Timer triggered by analog watchdog	Υ	Υ	Υ	Υ	-	ı
	TIM16	Timer input channel from RTC events	Υ	Υ	Υ	Υ	-	-
RTC	LPTIMERx	Low-power timer triggered by RTC alarms or tampers	Υ	Υ	Υ	Υ	Υ	Y (1)
All clocks sources (internal and external)	TIM2 TIM15, 16, 17	Clock source used as input channel for RC measurement and trimming	Y	Υ	Υ	Υ	,	1
USB	TIM2	Timer triggered by USB SOF	Υ	Υ	-	-	-	1
CSS CPU (hard fault) RAM (parity error) Flash memory (ECC error) COMPx PVD DFSDM1 (analog watchdog, short circuit detection)	TIM1,8 TIM15,16,17	Timer break	Y	Y	Y	Y	1	-

Table 6. STM32L486xx peripherals interconnect matrix (continued)

Interconnect source	Interconnect destination	Interconnect action		Sleep	Low-power run	Low-power sleep	Stop 0 / Stop 1	Stop 2
	TIMx	External trigger	Υ	Υ	Υ	Υ	-	-
GPIO	LPTIMERx	External trigger	Y	Y	Υ	Υ	Υ	Y (1)
	ADCx DACx DFSDM1	Conversion external trigger	Υ	Υ	Υ	Υ	ı	-

^{1.} LPTIM1 only.

3.11 Clocks and startup

The clock controller (see *Figure 3*) distributes the clocks coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness. It features:

- Clock prescaler: to get the best trade-off between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler
- **Safe clock switching:** clock sources can be changed safely on the fly in run mode through a configuration register.
- **Clock management:** to reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- System clock source: four different clock sources can be used to drive the master clock SYSCLK:
 - 4-48 MHz high-speed external crystal or ceramic resonator (HSE), that can supply a PLL. The HSE can also be configured in bypass mode for an external clock.
 - 16 MHz high-speed internal RC oscillator (HSI16), trimmable by software, that can supply a PLL
 - Multispeed internal RC oscillator (MSI), trimmable by software, able to generate 12 frequencies from 100 kHz to 48 MHz. When a 32.768 kHz clock source is available in the system (LSE), the MSI frequency can be automatically trimmed by hardware to reach better than ±0.25% accuracy. In this mode the MSI can feed the USB device, saving the need of an external high-speed crystal (HSE). The MSI can supply a PLL.
 - System PLL which can be fed by HSE, HSI16 or MSI, with a maximum frequency at 80 MHz.
- **Auxiliary clock source:** two ultralow-power clock sources that can be used to drive the LCD controller and the real-time clock:
 - 32.768 kHz low-speed external crystal (LSE), supporting four drive capability modes. The LSE can also be configured in bypass mode for an external clock.
 - 32 kHz low-speed internal RC (LSI), also used to drive the independent watchdog.
 The LSI clock accuracy is ±5% accuracy.
- Peripheral clock sources: Several peripherals (USB, SDMMC, RNG, SAI, USARTs, I2Cs, LPTimers, ADC, SWPMI) have their own independent clock whatever the system clock. Three PLLs, each having three independent outputs allowing the highest flexibility, can generate independent clocks for the ADC, the USB/SDMMC/RNG and the two SAIs.
- **Startup clock:** after reset, the microcontroller restarts by default with an internal 4 MHz clock (MSI). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.
- Clock security system (CSS): this feature can be enabled by software. If a HSE clock failure occurs, the master clock is automatically switched to HSI16 and a software

47/


interrupt is generated if enabled. LSE failure can also be detected and generated an interrupt.

- Clock-out capability:
 - MCO: microcontroller clock output: it outputs one of the internal clocks for external use by the application
 - LSCO: low speed clock output: it outputs LSI or LSE in all low-power modes (except VBAT).

Several prescalers allow to configure the AHB frequency, the high speed APB (APB2) and the low speed APB (APB1) domains. The maximum frequency of the AHB and the APB domains is 80 MHz.



Figure 3. Clock tree



3.12 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. Fast I/O toggling can be achieved thanks to their mapping on the AHB2 bus.

The I/Os alternate function configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

3.13 Direct memory access controller (DMA)

The device embeds 2 DMAs. Refer to *Table 7: DMA implementation* for the features implementation.

Direct memory access (DMA) is used in order to provide high-speed data transfer between peripherals and memory as well as memory to memory. Data can be quickly moved by DMA without any CPU actions. This keeps CPU resources free for other operations.

The two DMA controllers have 14 channels in total, each dedicated to managing memory access requests from one or more peripherals. Each has an arbiter for handling the priority between DMA requests.

The DMA supports:

- 14 independently configurable channels (requests)
- Each channel is connected to dedicated hardware DMA requests, software trigger is also supported on each channel. This configuration is done by software.
- Priorities between requests from channels of one DMA are software programmable (4 levels consisting of very high, high, medium, low) or hardware in case of equality (request 1 has priority over request 2, etc.)
- Independent source and destination transfer size (byte, half word, word), emulating packing and unpacking. Source/destination addresses must be aligned on the data size.
- Support for circular buffer management
- 3 event flags (DMA Half Transfer, DMA Transfer complete and DMA Transfer Error) logically ORed together in a single interrupt request for each channel
- Memory-to-memory transfer
- Peripheral-to-memory and memory-to-peripheral, and peripheral-to-peripheral transfers
- Access to Flash, SRAM, APB and AHB peripherals as source and destination
- Programmable number of data to be transferred: up to 65536.

Table 7. DMA implementation

DMA features	DMA1	DMA2
Number of regular channels	7	7



3.14 Interrupts and events

3.14.1 Nested vectored interrupt controller (NVIC)

The devices embed a nested vectored interrupt controller able to manage 16 priority levels, and handle up to 82 maskable interrupt channels plus the 16 interrupt lines of the Cortex[®]-M4.

The NVIC benefits are the following:

- Closely coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

The NVIC hardware block provides flexible interrupt management features with minimal interrupt latency.

3.14.2 Extended interrupt/event controller (EXTI)

The extended interrupt/event controller consists of 40 edge detector lines used to generate interrupt/event requests and wake-up the system from Stop mode. Each external line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently A pending register maintains the status of the interrupt requests. The internal lines are connected to peripherals with wakeup from Stop mode capability. The EXTI can detect an external line with a pulse width shorter than the internal clock period. Up to 114 GPIOs can be connected to the 16 external interrupt lines.

v 6

3.15 Analog to digital converter (ADC)

The device embeds 3 successive approximation analog-to-digital converters with the following features:

- 12-bit native resolution, with built-in calibration
- 5.33 Msps maximum conversion rate with full resolution
 - Down to 18.75 ns sampling time
 - Increased conversion rate for lower resolution (up to 8.88 Msps for 6-bit resolution)
- Up to 24 external channels, some of them shared between ADC1 and ADC2, or ADC1, ADC2 and ADC3.
- 5 internal channels: internal reference voltage, temperature sensor, VBAT/3, DAC1 and DAC2 outputs.
- One external reference pin is available on some package, allowing the input voltage range to be independent from the power supply
- Single-ended and differential mode inputs
- Low-power design
 - Capable of low-current operation at low conversion rate (consumption decreases linearly with speed)
 - Dual clock domain architecture: ADC speed independent from CPU frequency
- Highly versatile digital interface
 - Single-shot or continuous/discontinuous sequencer-based scan mode: 2 groups of analog signals conversions can be programmed to differentiate background and high-priority real-time conversions
 - Handles two ADC converters for dual mode operation (simultaneous or interleaved sampling modes)
 - Each ADC support multiple trigger inputs for synchronization with on-chip timers and external signals
 - Results stored into 3 data register or in RAM with DMA controller support
 - Data pre-processing: left/right alignment and per channel offset compensation
 - Built-in oversampling unit for enhanced SNR
 - Channel-wise programmable sampling time
 - Three analog watchdog for automatic voltage monitoring, generating interrupts and trigger for selected timers
 - Hardware assistant to prepare the context of the injected channels to allow fast context switching

3.15.1 Temperature sensor

The temperature sensor (TS) generates a voltage V_{TS} that varies linearly with temperature.

The temperature sensor is internally connected to the ADC1_IN17 and ADC3_IN17 input channels which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.



DocID025977 Rev 6 41/258

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.

Calibration value name	Description	Memory address							
TS_CAL1	TS ADC raw data acquired at a temperature of 30 °C (± 5 °C), V _{DDA} = V _{REF+} = 3.0 V (± 10 mV)	0x1FFF 75A8 - 0x1FFF 75A9							
TS_CAL2	TS ADC raw data acquired at a temperature of 110 °C (± 5 °C), V _{DDA} = V _{RFF+} = 3.0 V (± 10 mV)	0x1FFF 75CA - 0x1FFF 75CB							

Table 8. Temperature sensor calibration values

3.15.2 Internal voltage reference (V_{REFINT})

The internal voltage reference (VREFINT) provides a stable (bandgap) voltage output for the ADC and Comparators. VREFINT is internally connected to the ADC1_IN0 input channel. The precise voltage of VREFINT is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

Calibration value name	Description	Memory address					
VREFINT	Raw data acquired at a temperature of 30 °C (± 5 °C), V _{DDA} = V _{RFF+} = 3.0 V (± 10 mV)	0x1FFF 75AA - 0x1FFF 75AB					

Table 9. Internal voltage reference calibration values

3.15.3 V_{BAT} battery voltage monitoring

This embedded hardware feature allows the application to measure the V_{BAT} battery voltage using the internal ADC channel ADC1_IN18 or ADC3_IN18. As the V_{BAT} voltage may be higher than V_{DDA} , and thus outside the ADC input range, the VBAT pin is internally connected to a bridge divider by 3. As a consequence, the converted digital value is one third the V_{BAT} voltage.

3.16 Digital to analog converter (DAC)

Two 12-bit buffered DAC channels can be used to convert digital signals into analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in inverting configuration.

577

This digital interface supports the following features:

- Up to two DAC output channels
- 8-bit or 12-bit output mode
- Buffer offset calibration (factory and user trimming)
- Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave generation
- Triangular-wave generation
- Dual DAC channel independent or simultaneous conversions
- DMA capability for each channel
- External triggers for conversion
- Sample and hold low-power mode, with internal or external capacitor

The DAC channels are triggered through the timer update outputs that are also connected to different DMA channels.

3.17 Voltage reference buffer (VREFBUF)

The STM32L486xx devices embed an voltage reference buffer which can be used as voltage reference for ADCs, DACs and also as voltage reference for external components through the VREF+ pin.

The internal voltage reference buffer supports two voltages:

- 2.048 V
- 2.5 V

An external voltage reference can be provided through the VREF+ pin when the internal voltage reference buffer is off.

The VREF+ pin is double-bonded with VDDA on some packages. In these packages the internal voltage reference buffer is not available.

VREFBUF

VDDA DAC, ADC

Bandgap

Low frequency cut-off capacitor

MSv40197V1

Figure 4. Voltage reference buffer



3.18 Comparators (COMP)

The STM32L486xx devices embed two rail-to-rail comparators with programmable reference voltage (internal or external), hysteresis and speed (low speed for low-power) and with selectable output polarity.

The reference voltage can be one of the following:

- External I/O
- DAC output channels
- Internal reference voltage or submultiple (1/4, 1/2, 3/4).

All comparators can wake up from Stop mode, generate interrupts and breaks for the timers and can be also combined into a window comparator.

3.19 Operational amplifier (OPAMP)

The STM32L486xx embeds two operational amplifiers with external or internal follower routing and PGA capability.

The operational amplifier features:

- Low input bias current
- Low offset voltage
- Low-power mode
- Rail-to-rail input

3.20 Touch sensing controller (TSC)

The touch sensing controller provides a simple solution for adding capacitive sensing functionality to any application. Capacitive sensing technology is able to detect finger presence near an electrode which is protected from direct touch by a dielectric (glass, plastic, ...). The capacitive variation introduced by the finger (or any conductive object) is measured using a proven implementation based on a surface charge transfer acquisition principle.

The touch sensing controller is fully supported by the STMTouch touch sensing firmware library which is free to use and allows touch sensing functionality to be implemented reliably in the end application.



The main features of the touch sensing controller are the following:

- Proven and robust surface charge transfer acquisition principle
- Supports up to 24 capacitive sensing channels
- Up to 3 capacitive sensing channels can be acquired in parallel offering a very good response time
- Spread spectrum feature to improve system robustness in noisy environments
- Full hardware management of the charge transfer acquisition sequence
- Programmable charge transfer frequency
- Programmable sampling capacitor I/O pin
- Programmable channel I/O pin
- Programmable max count value to avoid long acquisition when a channel is faulty
- Dedicated end of acquisition and max count error flags with interrupt capability
- One sampling capacitor for up to 3 capacitive sensing channels to reduce the system components
- Compatible with proximity, touchkey, linear and rotary touch sensor implementation
- Designed to operate with STMTouch touch sensing firmware library

Note:

The number of capacitive sensing channels is dependent on the size of the packages and subject to I/O availability.

3.21 Liquid crystal display controller (LCD)

The LCD drives up to 8 common terminals and 44 segment terminals to drive up to 320 pixels.

- Internal step-up converter to guarantee functionality and contrast control irrespective of V_{DD}. This converter can be deactivated, in which case the VLCD pin is used to provide the voltage to the LCD
- Supports static, 1/2, 1/3, 1/4 and 1/8 duty
- Supports static, 1/2, 1/3 and 1/4 bias
- Phase inversion to reduce power consumption and EMI
- Integrated voltage output buffers for higher LCD driving capability
- Up to 8 pixels can be programmed to blink
- Unneeded segments and common pins can be used as general I/O pins
- LCD RAM can be updated at any time owing to a double-buffer
- The LCD controller can operate in Stop mode

3.22 Digital filter for Sigma-Delta Modulators (DFSDM)

The device embeds one DFSDM with 4 digital filters modules and 8 external input serial channels (transceivers) or alternately 8 internal parallel inputs support.

The DFSDM peripheral is dedicated to interface the external $\Sigma\Delta$ modulators to microcontroller and then to perform digital filtering of the received data streams (which represent analog value on $\Sigma\Delta$ modulators inputs). DFSDM can also interface PDM (Pulse Density Modulation) microphones and perform PDM to PCM conversion and filtering in



DocID025977 Rev 6 45/258

hardware. DFSDM features optional parallel data stream inputs from microcontrollers memory (through DMA/CPU transfers into DFSDM).

DFSDM transceivers support several serial interface formats (to support various $\Sigma\Delta$ modulators). DFSDM digital filter modules perform digital processing according user selected filter parameters with up to 24-bit final ADC resolution.

The DFSDM peripheral supports:

- 8 multiplexed input digital serial channels:
 - configurable SPI interface to connect various SD modulator(s)
 - configurable Manchester coded 1 wire interface support
 - PDM (Pulse Density Modulation) microphone input support
 - maximum input clock frequency up to 20 MHz (10 MHz for Manchester coding)
 - clock output for SD modulator(s): 0..20 MHz
- alternative inputs from 8 internal digital parallel channels (up to 16 bit input resolution):
 - internal sources: device memory data streams (DMA)
- 4 digital filter modules with adjustable digital signal processing:
 - Sinc^x filter: filter order/type (1..5), oversampling ratio (up to 1..1024)
 - integrator: oversampling ratio (1..256)
- up to 24-bit output data resolution, signed output data format
- automatic data offset correction (offset stored in register by user)
- continuous or single conversion
- start-of-conversion triggered by:
 - software trigger
 - internal timers
 - external events
 - start-of-conversion synchronously with first digital filter module (DFSDM1_FLT0)
- analog watchdog feature:
 - low value and high value data threshold registers
 - dedicated configurable Sincx digital filter (order = 1..3, oversampling ratio = 1..32)
 - input from final output data or from selected input digital serial channels
 - continuous monitoring independently from standard conversion
- short circuit detector to detect saturated analog input values (bottom and top range):
 - up to 8-bit counter to detect 1..256 consecutive 0's or 1's on serial data stream
 - monitoring continuously each input serial channel
- break signal generation on analog watchdog event or on short circuit detector event
- extremes detector:
 - storage of minimum and maximum values of final conversion data
 - refreshed by software
- DMA capability to read the final conversion data
- interrupts: end of conversion, overrun, analog watchdog, short circuit, input serial channel clock absence
- "regular" or "injected" conversions:
 - "regular" conversions can be requested at any time or even in continuous mode

without having any impact on the timing of "injected" conversions

"injected" conversions for precise timing and with high conversion priority

Table 10. DFSDM1 implementation

DFSDM features	DFSDM1
Number of channels	8
Number of filters	4
Input from internal ADC	-
Supported trigger sources	10
Pulses skipper	-
ID registers support	-

3.23 Random number generator (RNG)

All devices embed an RNG that delivers 32-bit random numbers generated by an integrated analog circuit.

3.24 Advanced encryption standard hardware accelerator (AES)

The devices embed an AES hardware accelerator can be used to both encipher and decipher data using AES algorithm.

The AES peripheral supports:

- Encryption/Decryption using AES Rijndael Block Cipher algorithm
- NIST FIPS 197 compliant implementation of AES encryption/decryption algorithm
- 128-bit and 256-bit register for storing the encryption, decryption or derivation key (4x 32-bit registers)
- Electronic codebook (ECB), Cipher block chaining (CBC), Counter mode (CTR), Galois Counter Mode (GCM), Galois Message Authentication Code mode (GMAC) and Cipher Message Authentication Code mode (CMAC) supported.
- Key scheduler
- Key derivation for decryption
- 128-bit data block processing
- 128-bit, 256-bit key length
- 1x32-bit INPUT buffer and 1x32-bit OUTPUT buffer.
- Register access supporting 32-bit data width only.
- One 128-bit Register for the initialization vector when AES is configured in CBC mode or for the 32-bit counter initialization when CTR mode is selected, GCM mode or CMAC mode.
- Automatic data flow control with support of direct memory access (DMA) using 2 channels, one for incoming data, and one for outcoming data.
- Suspend a message if another message with a higher priority needs to be processed



DocID025977 Rev 6

3.25 Timers and watchdogs

The STM32L486xx includes two advanced control timers, up to nine general-purpose timers, two basic timers, two low-power timers, two watchdog timers and a SysTick timer. The table below compares the features of the advanced control, general purpose and basic timers.

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/ compare channels	Complementary outputs
Advanced control	TIM1, TIM8	16-bit	Up, down, Up/down	Any integer between 1 and 65536	Yes	4	3
General- purpose	TIM2, TIM5	32-bit	Up, down, Up/down	Any integer between 1 and 65536	Yes	4	No
General- purpose	TIM3, TIM4	16-bit	Up, down, Up/down	Any integer between 1 and 65536	Yes	4	No
General- purpose	TIM15	16-bit	Up	Any integer between 1 and 65536	Yes	2	1
General- purpose	TIM16, TIM17	16-bit	Up	Any integer between 1 and 65536	Yes	1	1
Basic	TIM6, TIM7	16-bit	Up	Any integer between 1 and 65536	Yes	0	No

Table 11. Timer feature comparison

3.25.1 Advanced-control timer (TIM1, TIM8)

The advanced-control timer can each be seen as a three-phase PWM multiplexed on 6 channels. They have complementary PWM outputs with programmable inserted dead-times. They can also be seen as complete general-purpose timers. The 4 independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge or center-aligned modes) with full modulation capability (0-100%)
- One-pulse mode output

In debug mode, the advanced-control timer counter can be frozen and the PWM outputs disabled to turn off any power switches driven by these outputs.

Many features are shared with those of the general-purpose TIMx timers (described in Section 3.25.2) using the same architecture, so the advanced-control timers can work together with the TIMx timers via the Timer Link feature for synchronization or event chaining.



3.25.2 General-purpose timers (TIM2, TIM3, TIM4, TIM5, TIM15, TIM16, TIM17)

There are up to seven synchronizable general-purpose timers embedded in the STM32L486xx (see *Table 11* for differences). Each general-purpose timer can be used to generate PWM outputs, or act as a simple time base.

TIM2, TIM3, TIM4 and TIM5

They are full-featured general-purpose timers:

- TIM2 and TIM5 have a 32-bit auto-reload up/downcounter and 32-bit prescaler
- TIM3 and TIM4 have 16-bit auto-reload up/downcounter and 16-bit prescaler.

These timers feature 4 independent channels for input capture/output compare, PWM or one-pulse mode output. They can work together, or with the other general-purpose timers via the Timer Link feature for synchronization or event chaining.

The counters can be frozen in debug mode.

All have independent DMA request generation and support quadrature encoders.

• TIM15, 16 and 17

They are general-purpose timers with mid-range features:

They have 16-bit auto-reload upcounters and 16-bit prescalers.

- TIM15 has 2 channels and 1 complementary channel
- TIM16 and TIM17 have 1 channel and 1 complementary channel

All channels can be used for input capture/output compare, PWM or one-pulse mode output.

The timers can work together via the Timer Link feature for synchronization or event chaining. The timers have independent DMA request generation.

The counters can be frozen in debug mode.

3.25.3 Basic timers (TIM6 and TIM7)

The basic timers are mainly used for DAC trigger generation. They can also be used as generic 16-bit timebases.

3.25.4 Low-power timer (LPTIM1 and LPTIM2)

The devices embed two low-power timers. These timers have an independent clock and are running in Stop mode if they are clocked by LSE, LSI or an external clock. They are able to wakeup the system from Stop mode.

LPTIM1 is active in Stop 0, Stop 1 and Stop 2 modes.

LPTIM2 is active in Stop 0 and Stop 1 mode.



This low-power timer supports the following features:

- 16-bit up counter with 16-bit autoreload register
- 16-bit compare register
- Configurable output: pulse, PWM
- Continuous/ one shot mode
- Selectable software/hardware input trigger
- Selectable clock source
 - Internal clock sources: LSE, LSI, HSI16 or APB clock
 - External clock source over LPTIM input (working even with no internal clock source running, used by pulse counter application).
- Programmable digital glitch filter
- Encoder mode (LPTIM1 only)

3.25.5 Infrared interface (IRTIM)

The STM32L486xx includes one infrared interface (IRTIM). It can be used with an infrared LED to perform remote control functions. It uses TIM16 and TIM17 output channels to generate output signal waveforms on IR OUT pin.

3.25.6 Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 32 kHz internal RC (LSI) and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.

3.25.7 System window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

3.25.8 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0.
- Programmable clock source

3.26 Real-time clock (RTC) and backup registers

The RTC is an independent BCD timer/counter. It supports the following features:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format.
- Automatic correction for 28, 29 (leap year), 30, and 31 days of the month.
- Two programmable alarms.
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision.
- Digital calibration circuit with 0.95 ppm resolution, to compensate for quartz crystal inaccuracy.
- Three anti-tamper detection pins with programmable filter.
- Timestamp feature which can be used to save the calendar content. This function can
 be triggered by an event on the timestamp pin, or by a tamper event, or by a switch to
 VBAT mode.
- 17-bit auto-reload wakeup timer (WUT) for periodic events with programmable resolution and period.

The RTC and the 32 backup registers are supplied through a switch that takes power either from the V_{DD} supply when present or from the VBAT pin.

The backup registers are 32-bit registers used to store 128 bytes of user application data when V_{DD} power is not present. They are not reset by a system or power reset, or when the device wakes up from Standby or Shutdown mode.

The RTC clock sources can be:

- A 32.768 kHz external crystal (LSE)
- An external resonator or oscillator (LSE)
- The internal low power RC oscillator (LSI, with typical frequency of 32 kHz)
- The high-speed external clock (HSE) divided by 32.

The RTC is functional in VBAT mode and in all low-power modes when it is clocked by the LSE. When clocked by the LSI, the RTC is not functional in VBAT mode, but is functional in all low-power modes except Shutdown mode.

All RTC events (Alarm, WakeUp Timer, Timestamp or Tamper) can generate an interrupt and wakeup the device from the low-power modes.



3.27 Inter-integrated circuit interface (I²C)

The device embeds three I2C. Refer to *Table 12: I2C implementation* for the features implementation.

The I²C bus interface handles communications between the microcontroller and the serial I²C bus. It controls all I²C bus-specific sequencing, protocol, arbitration and timing.

The I2C peripheral supports:

- I²C-bus specification and user manual rev. 5 compatibility:
 - Slave and master modes, multimaster capability
 - Standard-mode (Sm), with a bitrate up to 100 kbit/s
 - Fast-mode (Fm), with a bitrate up to 400 kbit/s
 - Fast-mode Plus (Fm+), with a bitrate up to 1 Mbit/s and 20 mA output drive I/Os
 - 7-bit and 10-bit addressing mode, multiple 7-bit slave addresses
 - Programmable setup and hold times
 - Optional clock stretching
- System Management Bus (SMBus) specification rev 2.0 compatibility:
 - Hardware PEC (Packet Error Checking) generation and verification with ACK control
 - Address resolution protocol (ARP) support
 - SMBus alert
- Power System Management Protocol (PMBusTM) specification rev 1.1 compatibility
- Independent clock: a choice of independent clock sources allowing the I2C communication speed to be independent from the PCLK reprogramming. Refer to Figure 3: Clock tree.
- Wakeup from Stop mode on address match
- Programmable analog and digital noise filters
- 1-byte buffer with DMA capability

Table 12. I2C implementation

I2C features ⁽¹⁾	I2C1	I2C2	I2C3
Standard-mode (up to 100 kbit/s)	X	X	Х
Fast-mode (up to 400 kbit/s)	Х	Х	Х
Fast-mode Plus with 20mA output drive I/Os (up to 1 Mbit/s)	Х	Х	Х
Programmable analog and digital noise filters	Х	Х	Х
SMBus/PMBus hardware support	Х	Х	Х
Independent clock	Х	Х	Х
Wakeup from Stop 0 / Stop 1 mode on address match	Х	Х	Х
Wakeup from Stop 2 mode on address match	-	-	Х

1. X: supported

3.28 Universal synchronous/asynchronous receiver transmitter (USART)

The STM32L486xx devices have three embedded universal synchronous receiver transmitters (USART1, USART2 and USART3) and two universal asynchronous receiver transmitters (UART4, UART5).

These interfaces provide asynchronous communication, IrDA SIR ENDEC support, multiprocessor communication mode, single-wire half-duplex communication mode and have LIN Master/Slave capability. They provide hardware management of the CTS and RTS signals, and RS485 Driver Enable. They are able to communicate at speeds of up to 10Mbit/s.

USART1, USART2 and USART3 also provide Smart Card mode (ISO 7816 compliant) and SPI-like communication capability.

All USART have a clock domain independent from the CPU clock, allowing the USARTx (x=1,2,3,4,5) to wake up the MCU from Stop mode using baudrates up to 204 Kbaud. The wake up events from Stop mode are programmable and can be:

- Start bit detection
- Any received data frame
- A specific programmed data frame

All USART interfaces can be served by the DMA controller.

Table 13. STM32L486xx USART/UART/LPUART features

USART modes/features ⁽¹⁾	USART1	USART2	USART3	UART4	UART5	LPUART1	
Hardware flow control for modem	Х	Х	Х	Х	Х	Х	
Continuous communication using DMA	Х	Х	Х	Х	Х	Х	
Multiprocessor communication	Х	Х	Х	Х	Х	Х	
Synchronous mode	Х	Х	Х	-	-	-	
Smartcard mode	Х	Х	Х	-	-	-	
Single-wire half-duplex communication	Х	Х	Х	Х	Х	Х	
IrDA SIR ENDEC block	Х	Х	Х	Х	Х	-	
LIN mode	Х	Х	Х	Х	Х	-	
Dual clock domain	Х	Х	Х	Х	Х	Х	
Wakeup from Stop 0 / Stop 1 modes	Х	Х	Х	Х	Х	Х	
Wakeup from Stop 2 mode	-	-	-	-	-	Х	
Receiver timeout interrupt	Х	Х	Х	Х	Х	-	
Modbus communication	Х	Х	Х	Х	Х	-	
Auto baud rate detection	X (4 modes)						
Driver Enable	Х	Х	Х	Х	Х	Х	
LPUART/USART data length	7, 8 and 9 bits						

^{1.} X = supported.



3.29 Low-power universal asynchronous receiver transmitter (LPUART)

The device embeds one Low-Power UART. The LPUART supports asynchronous serial communication with minimum power consumption. It supports half duplex single wire communication and modem operations (CTS/RTS). It allows multiprocessor communication.

The LPUART has a clock domain independent from the CPU clock, and can wakeup the system from Stop mode using baudrates up to 220 Kbaud. The wake up events from Stop mode are programmable and can be:

- Start bit detection
- Any received data frame
- A specific programmed data frame

Only a 32.768 kHz clock (LSE) is needed to allow LPUART communication up to 9600 baud. Therefore, even in Stop mode, the LPUART can wait for an incoming frame while having an extremely low energy consumption. Higher speed clock can be used to reach higher baudrates.

LPUART interface can be served by the DMA controller.



3.30 Serial peripheral interface (SPI)

Three SPI interfaces allow communication up to 40 Mbits/s in master and up to 24 Mbits/s slave modes, in half-duplex, full-duplex and simplex modes. The 3-bit prescaler gives 8 master mode frequencies and the frame size is configurable from 4 bits to 16 bits. The SPI interfaces support NSS pulse mode, TI mode and Hardware CRC calculation.

All SPI interfaces can be served by the DMA controller.

3.31 Serial audio interfaces (SAI)

The device embeds 2 SAI. Refer to *Table 14: SAI implementation* for the features implementation. The SAI bus interface handles communications between the microcontroller and the serial audio protocol.

The SAI peripheral supports:

- Two independent audio sub-blocks which can be transmitters or receivers with their respective FIFO.
- 8-word integrated FIFOs for each audio sub-block.
- Synchronous or asynchronous mode between the audio sub-blocks.
- Master or slave configuration independent for both audio sub-blocks.
- Clock generator for each audio block to target independent audio frequency sampling when both audio sub-blocks are configured in master mode.
- Data size configurable: 8-, 10-, 16-, 20-, 24-, 32-bit.
- Peripheral with large configurability and flexibility allowing to target as example the following audio protocol: I2S, LSB or MSB-justified, PCM/DSP, TDM, AC'97 and SPDIF out
- Up to 16 slots available with configurable size and with the possibility to select which
 ones are active in the audio frame.
- Number of bits by frame may be configurable.
- Frame synchronization active level configurable (offset, bit length, level).
- First active bit position in the slot is configurable.
- LSB first or MSB first for data transfer.
- Mute mode.
- Stereo/Mono audio frame capability.
- Communication clock strobing edge configurable (SCK).
- Error flags with associated interrupts if enabled respectively.
 - Overrun and underrun detection.
 - Anticipated frame synchronization signal detection in slave mode.
 - Late frame synchronization signal detection in slave mode.
 - Codec not ready for the AC'97 mode in reception.
- Interruption sources when enabled:
 - Errors.
 - FIFO requests.
- DMA interface with 2 dedicated channels to handle access to the dedicated integrated FIFO of each SAI audio sub-block.



DocID025977 Rev 6

SAI features ⁽¹⁾	SAI1	SAI2
I2S, LSB or MSB-justified, PCM/DSP, TDM, AC'97	X	X
Mute mode	Х	Х
Stereo/Mono audio frame capability.	Х	Х
16 slots	X	Х
Data size configurable: 8-, 10-, 16-, 20-, 24-, 32-bit	X	Х
FIFO Size	X (8 Word)	X (8 Word)
SPDIF	Х	Х

Table 14. SAI implementation

3.32 Single wire protocol master interface (SWPMI)

The Single wire protocol master interface (SWPMI) is the master interface corresponding to the Contactless Frontend (CLF) defined in the ETSI TS 102 613 technical specification. The main features are:

- full-duplex communication mode
- automatic SWP bus state management (active, suspend, resume)
- configurable bitrate up to 2 Mbit/s
- automatic SOF, EOF and CRC handling

SWPMI can be served by the DMA controller.

3.33 Controller area network (CAN)

The CAN is compliant with specifications 2.0A and B (active) with a bit rate up to 1 Mbit/s. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. It has three transmit mailboxes, two receive FIFOs with 3 stages and 14 scalable filter banks.



^{1.} X: supported

The CAN peripheral supports:

- Supports CAN protocol version 2.0 A, B Active
- Bit rates up to 1 Mbit/s
- Transmission
 - Three transmit mailboxes
 - Configurable transmit priority
- Reception
 - Two receive FIFOs with three stages
 - 14 Scalable filter banks
 - Identifier list feature
 - Configurable FIFO overrun
- Time-triggered communication option
 - Disable automatic retransmission mode
 - 16-bit free running timer
 - Time Stamp sent in last two data bytes
- Management
 - Maskable interrupts
 - Software-efficient mailbox mapping at a unique address space

3.34 Secure digital input/output and MultiMediaCards Interface (SDMMC)

The card host interface (SDMMC) provides an interface between the APB peripheral bus and MultiMediaCards (MMCs), SD memory cards and SDIO cards.

The SDMMC features include the following:

- Full compliance with MultiMediaCard System Specification Version 4.2. Card support for three different databus modes: 1-bit (default), 4-bit and 8-bit
- Full compatibility with previous versions of MultiMediaCards (forward compatibility)
- Full compliance with SD Memory Card Specifications Version 2.0
- Full compliance with SD I/O Card Specification Version 2.0: card support for two different databus modes: 1-bit (default) and 4-bit
- Data transfer up to 48 MHz for the 8 bit mode
- Data write and read with DMA capability

3.35 Universal serial bus on-the-go full-speed (OTG_FS)

The devices embed an USB OTG full-speed device/host/OTG peripheral with integrated transceivers. The USB OTG FS peripheral is compliant with the USB 2.0 specification and with the OTG 2.0 specification. It has software-configurable endpoint setting and supports suspend/resume. The USB OTG controller requires a dedicated 48 MHz clock that can be provided by the internal multispeed oscillator (MSI) automatically trimmed by 32.768 kHz external oscillator (LSE). This allows to use the USB device without external high speed crystal (HSE).



DocID025977 Rev 6 57/258

The major features are:

- Combined Rx and Tx FIFO size of 1.25 KB with dynamic FIFO sizing
- Supports the session request protocol (SRP) and host negotiation protocol (HNP)
- 1 bidirectional control endpoint + 5 IN endpoints + 5 OUT endpoints
- 12 host channels with periodic OUT support
- HNP/SNP/IP inside (no need for any external resistor)
- USB 2.0 LPM (Link Power Management) support
- Battery Charging Specification Revision 1.2 support
- Internal FS OTG PHY support

For OTG/Host modes, a power switch is needed in case bus-powered devices are connected.

3.36 Flexible static memory controller (FSMC)

The Flexible static memory controller (FSMC) includes two memory controllers:

- The NOR/PSRAM memory controller
- The NAND/memory controller

This memory controller is also named Flexible memory controller (FMC).

The main features of the FMC controller are the following:

- Interface with static-memory mapped devices including:
 - Static random access memory (SRAM)
 - NOR Flash memory/OneNAND Flash memory
 - PSRAM (4 memory banks)
 - NAND Flash memory with ECC hardware to check up to 8 Kbyte of data
- 8-,16- bit data bus width
- Independent Chip Select control for each memory bank
- Independent configuration for each memory bank
- Write FIFO
- The Maximum FMC CLK frequency for synchronous accesses is HCLK/2.

LCD parallel interface

The FMC can be configured to interface seamlessly with most graphic LCD controllers. It supports the Intel 8080 and Motorola 6800 modes, and is flexible enough to adapt to specific LCD interfaces. This LCD parallel interface capability makes it easy to build cost effective graphic applications using LCD modules with embedded controllers or high performance solutions using external controllers with dedicated acceleration.

DocID025977 Rev 6

3.37 Quad SPI memory interface (QUADSPI)

The Quad SPI is a specialized communication interface targeting single, dual or quad SPI flash memories. It can operate in any of the three following modes:

- Indirect mode: all the operations are performed using the QUADSPI registers
- Status polling mode: the external flash status register is periodically read and an interrupt can be generated in case of flag setting
- Memory-mapped mode: the external Flash is memory mapped and is seen by the system as if it were an internal memory

The Quad SPI interface supports:

- Three functional modes: indirect, status-polling, and memory-mapped
- SDR and DDR support
- Fully programmable opcode for both indirect and memory mapped mode
- Fully programmable frame format for both indirect and memory mapped mode
- Each of the 5 following phases can be configured independently (enable, length, single/dual/quad communication)
 - Instruction phase
 - Address phase
 - Alternate bytes phase
 - Dummy cycles phase
 - Data phase
- Integrated FIFO for reception and transmission
- 8, 16, and 32-bit data accesses are allowed
- DMA channel for indirect mode operations
- Programmable masking for external flash flag management
- Timeout management
- Interrupt generation on FIFO threshold, timeout, status match, operation complete, and access error



3.38 Development support

3.38.1 Serial wire JTAG debug port (SWJ-DP)

The ARM SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

Debug is performed using 2 pins only instead of 5 required by the JTAG (JTAG pins could be re-use as GPIO with alternate function): the JTAG TMS and TCK pins are shared with SWDIO and SWCLK, respectively, and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.


3.38.2 Embedded Trace Macrocell™

The ARM Embedded Trace Macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32L486xx through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. Real-time instruction and data flow activity be recorded and then formatted for display on the host computer that runs the debugger software. TPA hardware is commercially available from common development tool vendors.

The Embedded Trace Macrocell operates with third party debugger software tools.

4 Pinouts and pin description

Figure 5. STM32L486Zx LQFP144 pinout⁽¹⁾



1. The above figure shows the package top view.

5//

DocID025977 Rev 6




Figure 6. STM32L486Zx, external SMPS device, LQFP144 pinout⁽¹⁾

57/

11 2 12 PE3 PE1 воото PB3 PA15 PA14 PB8 PD7 PD5 PB4 PA13 PA12 PE4 PE2 PB7 PB6 PD6 PD4 PD3 PD1 PC12 PC10 PA11 PC13 PE5 PE0 VDD PB5 PG14 PG13 PD2 PD0 PC11 VDDUSB PA10 PC14-OSC32_IN PE6 vss PF2 PF1 PF0 PG12 PG10 PG9 PA9 PA8 PC9 PC15-OSC32_OUT VRAT VSS PF3 PG5 PC8 PC7 PC6 PHO-OSC_IN vss PF4 PF5 vss vss PG3 PG4 vss vss PH1-OSC_OUT VDD VDDIO2 NRST PG7 PD14 PD13 /SSA/VREF OPAMP1 VINM PB0 PB1 PE9 MSv35003V7

Figure 7. STM32L486Qx UFBGA132 ballout⁽¹⁾




Figure 8. STM32L486Vx LQFP100 pinout⁽¹⁾

1. The above figure shows the package top view.

47/

DocID025977 Rev 6

Figure 9. STM32L486Jx WLCSP72 ballout⁽¹⁾

	r igano or or mozz rocon rezour e banoar								
	1	2	3	4	5	6	7	8	9
А	VDDUSB	PA15	PD2	PG9	PG14	PB3	PB7	vss	VDD
В	vss	PA14	PC12	PG10	PG13	VDDIO2	PB6	PC13	VBAT
С	PA12	PA13	PC11	PG11	PG12	PB4	PB5	PC15- OSC32_OUT	PC14- OSC32_IN
D	PA11	PA10	PC10				воото	PH1- OSC_OUT	PH0-OSC_IN
E	PC9	PA8	PA9	V	VLCSP7	'2	PB8	PB9	NRST
F	PC7	PC8	PC6				PC2	PC1	PC0
G	PB15	PB14	PB11	PA1	PA4	PA2	PC3	VREF+	VSSA/VREF-
н	PB12	PB13	PB10	PA7	PA6	PA5	PA3	PA0	VDDA
J	VDD	vss	PB2	PB1	PB0	PC5	PC4	VDD	vss

Figure 10. STM32L486Jx, external SMPS device, WLCSP72 ballout⁽¹⁾

rigure 10. O'limoze 4000x, external oilin o device, vveoci 12 bandat									
	1	2	3	4	5	6	7	8	9
A	VDDUSB	PC10	PD2	PG9	PG14	PB3	воото	vss	VDD
В	vss	PA14	PC12	PG10	PG13	VDDIO2	РВ7	VDD12	VBAT
С	PA12	PA13	PA15	PG12	PB4	PB8	PC13	PC15- OSC32_OUT	PC14- OSC32_IN
D	PA11	PA10	PC11				PB9	PH1- OSC_OUT	PH0-OSC_IN
E	PC9	PA8	PA9	V	WLCSP72			PB6	NRST
F	VDD	PC7	PC8				PC2	PC1	PC0
G	PB15	PC6	PB14	PA2	PA0	PA1	PC3	VREF+	VSSA/VREF-
н	PB12	PB13	PB11	PA7	PA5	PA4	PA3	VDD	VDDA
J	VDD12	vss	PB10	PB0	PB1	PB2	PC4	PA6	vss
	_								

1. The above figure shows the package top view.




Figure 11. STM32L486Rx LQFP64 pinout⁽¹⁾



DocID025977 Rev 6




Figure 12. STM32L486Rx, external SMPS device, LQFP64 pinout⁽¹⁾

Table 15. Legend/abbreviations used in the pinout table

Name	Abbreviation	eviation Definition						
Pin name	Unless otherwise specified in brackets below the pin name, the pin function during and after reset is the same as the actual pin name							
	S	Supply pin						
Pin type	I	Input only pin						
	I/O	Input / output pin						
	FT	5 V tolerant I/O						
	TT	3.6 V tolerant I/O						
	В	Dedicated BOOT0 pin						
	RST Bidirectional reset pin with embedded weak pull-up							
I/O structure	Option for TT or FT I/Os							
"O Structure	_f ⁽¹⁾	I/O, Fm+ capable						
	_l ⁽²⁾	I/O, with LCD function supplied by V _{LCD}						
	_u ⁽³⁾	I/O, with USB function supplied by V _{DDUSB}						
	_a ⁽⁴⁾	I/O, with Analog switch function supplied by V _{DDA}						
	_s ⁽⁵⁾	I/O supplied only by V _{DDIO2}						

DocID025977 Rev 6

Table 15. Legend/abbreviations used in the pinout table (continued)

Na	me	Abbreviation Definition							
No	tes	Unless otherwise specified by a note, all I/Os are set as analog inputs during and after reset.							
Pin	Alternate functions	Functions selected through GPIOx_AFR registers							
functions	Additional functions	Functions directly selected/enabled through peripheral registers							

- 1. The related I/O structures in *Table 16* are: FT_f, FT_fa, FT_fl, FT_fla.
- 2. The related I/O structures in *Table 16* are: FT_I, FT_fl, FT_lu.
- 3. The related I/O structures in *Table 16* are: FT_u, FT_lu.
- 4. The related I/O structures in *Table 16* are: FT_a, FT_la, FT_fa, FT_fla, TT_a, TT_la.
- 5. The related I/O structures in *Table 16* are: FT_s, FT_fs.

Table 16. STM32L486xx pin definitions

			Pin l	Numb	er							Pin functio	ns
LQFP64	LQFP64_SMPS	WLCSP72	WLCSP72_SMPS	LQFP100	UFBGA132	LQFP144	LQFP144_SMPS	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	-	-	1	B2	1	1	PE2	I/O	FT_I	-	TRACECK, TIM3_ETR, TSC_G7_IO1, LCD_SEG38, FMC_A23, SAI1_MCLK_A, EVENTOUT	-
-	-	-	-	2	A1	2	2	PE3	I/O	FT_I	-	TRACED0, TIM3_CH1, TSC_G7_IO2, LCD_SEG39, FMC_A19, SAI1_SD_B, EVENTOUT	-
-	-	-	-	3	B1	3	3	PE4	I/O	FT	-	TRACED1, TIM3_CH2, DFSDM1_DATIN3, TSC_G7_IO3, FMC_A20, SAI1_FS_A, EVENTOUT	-

577

DocID025977 Rev 6

Table 16. STM32L486xx pin definitions (continued)

			Pin I	Numb				TWISZE400XX PI			`	Pin functio	ns
LQFP64	LQFP64_SMPS	WLCSP72	WLCSP72_SMPS	LQFP100	UFBGA132	LQFP144	LQFP144_SMPS	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	ı	ı	ı	4	C2	4	4	PE5	I/O	FT	ı	TRACED2, TIM3_CH3, DFSDM1_CKIN3, TSC_G7_IO4, FMC_A21, SAI1_SCK_A, EVENTOUT	1
-	ı	ı	ı	5	D2	5	5	PE6	I/O	FT	1	TRACED3, TIM3_CH4, FMC_A22, SAI1_SD_A, EVENTOUT	RTC_ TAMP3/ WKUP3
1	1	В9	В9	6	E2	6	6	VBAT	S	-	-	-	-
2	2	B8	C7	7	C1	7	7	PC13	I/O	FT	(1) (2)	EVENTOUT	RTC_ TAMP1/ RTC_TS/ RTC_OUT/ WKUP2
3	3	C9	C9	8	D1	8	8	PC14- OSC32_IN (PC14)	I/O	FT	(1) (2)	EVENTOUT	OSC32_IN
4	4	C8	C8	9	E1	9	9	PC15- OSC32_OUT (PC15)	I/O	FT	(1) (2)	EVENTOUT	OSC32_ OUT
-	ı	ı	ı	ı	D6	10	10	PF0	I/O	FT_f	ı	I2C2_SDA, FMC_A0, EVENTOUT	-
-	ı	ı	ı	ı	D5	11	11	PF1	I/O	FT_f	ı	I2C2_SCL, FMC_A1, EVENTOUT	-
-	ı	ı	ı	ı	D4	12	12	PF2	I/O	FT	ı	I2C2_SMBA, FMC_A2, EVENTOUT	-
-	-	ı	ı	ı	E4	13	13	PF3	I/O	FT_a	ı	FMC_A3, EVENTOUT	ADC3_IN6
-	1	1	1	ī	F3	14	14	PF4	I/O	FT_a	-	FMC_A4, EVENTOUT	ADC3_IN7
-	-	-	-	-	F4	15	15	PF5	I/O	FT_a	-	FMC_A5, EVENTOUT	ADC3_IN8
-	-	ı	-	10	F2	16	16	VSS	S	-	-	-	-
-	-	-	-	11	G2	17	17	VDD	S	-	-	-	-



Table 16. STM32L486xx pin definitions (continued)

			Pin l	Numb	er							Pin functio	ns
LQFP64	LQFP64_SMPS	WLCSP72	WLCSP72_SMPS	LQFP100	UFBGA132	LQFP144	LQFP144_SMPS	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	-	-	-	1	18	18	PF6	I/O	FT_a	-	TIM5_ETR, TIM5_CH1, SAI1_SD_B, EVENTOUT	ADC3_IN9
-	-	-	-	-	-	19	19	PF7	I/O	FT_a	-	TIM5_CH2, SAI1_MCLK_B, EVENTOUT	ADC3_IN10
-	ı	-	-	-	-	20	20	PF8	I/O	FT_a	-	TIM5_CH3, SAI1_SCK_B, EVENTOUT	ADC3_IN11
-	ı	-	-	-	1	21	21	PF9	I/O	FT_a	-	TIM5_CH4, SAI1_FS_B, TIM15_CH1, EVENTOUT	ADC3_IN12
-	-	-	-	-	-	22	22	PF10	I/O	FT_a	-	TIM15_CH2, EVENTOUT	ADC3_IN13
5	5	D9	D9	12	F1	23	23	PH0-OSC_IN (PH0)	I/O	FT	-	EVENTOUT	OSC_IN
6	6	D8	D8	13	G1	24	24	PH1-OSC_OUT (PH1)	I/O	FT	-	EVENTOUT	OSC_OUT
7	7	E9	E9	14	H2	25	25	NRST	I/O	RST	-	-	-
8	8	F9	F9	15	H1	26	26	PC0	I/O	FT_fla	-	LPTIM1_IN1, I2C3_SCL, DFSDM1_DATIN4, LPUART1_RX, LCD_SEG18, LPTIM2_IN1, EVENTOUT	ADC123_ IN1
9	9	F8	F8	16	J2	27	27	PC1	I/O	FT_fla	-	LPTIM1_OUT, I2C3_SDA, DFSDM1_CKIN4, LPUART1_TX, LCD_SEG19, EVENTOUT	ADC123_ IN2
10	10	F7	F7	17	J3	28	28	PC2	I/O	FT_la	-	LPTIM1_IN2, SPI2_MISO, DFSDM1_CKOUT, LCD_SEG20, EVENTOUT	ADC123_ IN3



DocID025977 Rev 6

Table 16. STM32L486xx pin definitions (continued)

			Pin I	Numb				TWI32L486XX PI				Pin functio	ns
LQFP64	LQFP64_SMPS	WLCSP72	WLCSP72_SMPS	LQFP100	UFBGA132	LQFP144	LQFP144_SMPS	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
11	11	G7	G7	18	K2	29	29	PC3	I/O	FT_a	-	LPTIM1_ETR, SPI2_MOSI, LCD_VLCD, SAI1_SD_A, LPTIM2_ETR, EVENTOUT	ADC123_ IN4
_	-	1	-	19	-	30	30	VSSA	S	-	-	-	-
-	-	ı	-	20	-	31	31	VREF-	S	-	-	-	-
12	12	G9	G9	-	J1	-	-	VSSA/VREF-	S	-	-	-	-
-	1	G8	G8	21	L1	32	32	VREF+	S	1	-	-	VREFBUF_ OUT
-	1	Н9	Н9	22	M1	33	33	VDDA	S	ı	-	-	-
13	13	ı	1	ı	-	-	-	VDDA/VREF+	S	ı	-	-	-
14	14	Н8	G5	23	L2	34	34	PA0	I/O	FT_a	-	TIM2_CH1, TIM5_CH1, TIM8_ETR, USART2_CTS, UART4_TX, SAI1_EXTCLK, TIM2_ETR, EVENTOUT	OPAMP1_ VINP, ADC12_IN5, RTC_ TAMP2/ WKUP1
-	-	-	1	-	МЗ	-	-	OPAMP1_VINM	I	TT	-	-	-
15	15	G4	G6	24	M2	35	35	PA1	I/O	FT_la	(3)	TIM2_CH2, TIM5_CH2, USART2_RTS_DE, UART4_RX, LCD_SEG0, TIM15_CH1N, EVENTOUT	OPAMP1_ VINM, ADC12_IN6
16	16	G6	G4	25	K3	36	36	PA2	I/O	FT_la	-	TIM2_CH3, TIM5_CH3, USART2_TX, LCD_SEG1, SAI2_EXTCLK, TIM15_CH1, EVENTOUT	ADC12_IN7, WKUP4/ LSCO



Table 16. STM32L486xx pin definitions (continued)

			Pin I	Numb	er			-				Pin functio	ns
LQFP64	LQFP64_SMPS	WLCSP72	WLCSP72_SMPS	LQFP100	UFBGA132	LQFP144	LQFP144_SMPS	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
17	17	H7	H7	26	L3	37	37	PA3	I/O	TT_la	-	TIM2_CH4, TIM5_CH4, USART2_RX, LCD_SEG2, TIM15_CH2, EVENTOUT	OPAMP1_ VOUT, ADC12_IN8
18	18	J9	J9	27	E3	38	38	VSS	S	-	-	-	-
19	19	J8	Н8	28	Н3	39	39	VDD	S	1	ı	-	-
20	20	G5	Н6	29	J4	40	40	PA4	I/O	TT_a	-	SPI1_NSS, SPI3_NSS, USART2_CK, SAI1_FS_B, LPTIM2_OUT, EVENTOUT	ADC12_ IN9, DAC1_ OUT1
21	21	Н6	H5	30	K4	41	41	PA5	I/O	TT_a	-	TIM2_CH1, TIM2_ETR, TIM8_CH1N, SPI1_SCK, LPTIM2_ETR, EVENTOUT	ADC12_ IN10, DAC1_ OUT2
22	22	H5	J8	31	L4	42	42	PA6	I/O	FT_la	-	TIM1_BKIN, TIM3_CH1, TIM8_BKIN, SPI1_MISO, USART3_CTS, QUADSPI_BK1_IO3, LCD_SEG3, TIM1_BKIN_COMP2, TIM8_BKIN_COMP2, TIM16_CH1, EVENTOUT	OPAMP2_ VINP, ADC12_ IN11
-	-	-	-	-	M4	-	-	OPAMP2_VINM	I	TT	-	-	-
23	23	H4	H4	32	J5	43	43	PA7	I/O	FT_la	(3)	TIM1_CH1N, TIM3_CH2, TIM8_CH1N, SPI1_MOSI, QUADSPI_BK1_IO2, LCD_SEG4, TIM17_CH1, EVENTOUT	OPAMP2_ VINM, ADC12_ IN12



DocID025977 Rev 6

Table 16. STM32L486xx pin definitions (continued)

			Pin I	Numb	er							Pin functio	ns
LQFP64	LQFP64_SMPS	WLCSP72	WLCSP72_SMPS	LQFP100	UFBGA132	LQFP144	LQFP144_SMPS	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
24	24	J7	J7	33	K5	44	44	PC4	I/O	FT_la	-	USART3_TX, LCD_SEG22, EVENTOUT	COMP1_ INM, ADC12_ IN13
25	1	J6	-	34	L5	45	45	PC5	I/O	FT_la	-	USART3_RX, LCD_SEG23, EVENTOUT	COMP1_ INP, ADC12_ IN14, WKUP5
26	25	J5	J4	35	M5	46	46	PB0	I/O	TT_la	-	TIM1_CH2N, TIM3_CH3, TIM8_CH2N, USART3_CK, QUADSPI_BK1_IO1, LCD_SEG5, COMP1_OUT, EVENTOUT	OPAMP2_ VOUT, ADC12_ IN15
27	26	J4	J5	36	M6	47	47	PB1	I/O	FT_la		TIM1_CH3N, TIM3_CH4, TIM8_CH3N, DFSDM1_DATINO, USART3_RTS_DE, QUADSPI_BK1_IOO, LCD_SEG6, LPTIM2_IN1, EVENTOUT	COMP1_ INM, ADC12_ IN16
28	27	J3	J6	37	L6	48	48	PB2	I/O	FT_a	1	RTC_OUT, LPTIM1_OUT, I2C3_SMBA, DFSDM1_CKIN0, EVENTOUT	COMP1_ INP
-	-	-	-	-	K6	49	49	PF11	I/O	FT	-	EVENTOUT	-
-	-	ı	1	1	J7	50	50	PF12	I/O	FT	1	FMC_A6, EVENTOUT	-
-	1	-	-	-	-	51	51	VSS	S	-	-	-	-
-	-	-	-	-	-	52	52	VDD	S	-	-	-	-
-	-	-	-	-	K7	53	53	PF13	I/O	FT	-	DFSDM1_DATIN6, FMC_A7, EVENTOUT	-



Table 16. STM32L486xx pin definitions (continued)

			Pin l	Numb	er							Pin functio	ns
LQFP64	LQFP64_SMPS	WLCSP72	WLCSP72_SMPS	LQFP100	UFBGA132	LQFP144	LQFP144_SMPS	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	ı	-	-	-	J8	54	54	PF14	I/O	FT	-	DFSDM1_CKIN6, TSC_G8_IO1, FMC_A8, EVENTOUT	-
-	ı	i	ı	ı	J9	55	55	PF15	I/O	FT	ı	TSC_G8_IO2, FMC_A9, EVENTOUT	-
-	-	ı	-	-	Н9	56	56	PG0	I/O	FT	-	TSC_G8_IO3, FMC_A10, EVENTOUT	-
-	1	ı	-	-	G9	57	57	PG1	I/O	FT	-	TSC_G8_IO4, FMC_A11, EVENTOUT	-
-	1	1	-	38	M7	58	58	PE7	I/O	FT	-	TIM1_ETR, DFSDM1_DATIN2, FMC_D4, SAI1_SD_B, EVENTOUT	-
-	1	1	-	39	L7	59	59	PE8	I/O	FT	-	TIM1_CH1N, DFSDM1_CKIN2, FMC_D5, SAI1_SCK_B, EVENTOUT	-
-	-	-	-	40	M8	60	60	PE9	I/O	FT	-	TIM1_CH1, DFSDM1_CKOUT, FMC_D6, SAI1_FS_B, EVENTOUT	-
-	-	-	-	-	F6	61	61	VSS	S	-	-	-	-
-	_	ı	_	-	G6	62	62	VDD	S	-	-	-	-
-	-	-	-	41	L8	63	63	PE10	I/O	FT	-	TIM1_CH2N, DFSDM1_DATIN4, TSC_G5_IO1, QUADSPI_CLK, FMC_D7, SAI1_MCLK_B, EVENTOUT	-



Table 16. STM32L486xx pin definitions (continued)

			Pin I	Numb	oer							Pin functio	ns
LQFP64	LQFP64_SMPS	WLCSP72	WLCSP72_SMPS	LQFP100	UFBGA132	LQFP144	LQFP144_SMPS	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	ı	ı	ı	42	M9	64	64	PE11	I/O	FT	-	TIM1_CH2, DFSDM1_CKIN4, TSC_G5_IO2, QUADSPI_NCS, FMC_D8, EVENTOUT	-
-	1	-	-	43	L9	65	65	PE12	I/O	FT	-	TIM1_CH3N, SPI1_NSS, DFSDM1_DATIN5, TSC_G5_IO3, QUADSPI_BK1_IO0, FMC_D9, EVENTOUT	-
-	1	-	-	44	M10	66	66	PE13	I/O	FT	-	TIM1_CH3, SPI1_SCK, DFSDM1_CKIN5, TSC_G5_IO4, QUADSPI_BK1_IO1, FMC_D10, EVENTOUT	-
-	-	-	-	45	M11	67	67	PE14	I/O	FT	-	TIM1_CH4, TIM1_BKIN2, TIM1_BKIN2_ COMP2, SPI1_MISO, QUADSPI_BK1_IO2, FMC_D11, EVENTOUT	-
-	-	-	-	46	M12	68	68	PE15	I/O	FT	-	TIM1_BKIN, TIM1_BKIN_COMP1, SPI1_MOSI, QUADSPI_BK1_IO3, FMC_D12, EVENTOUT	-

Table 16. STM32L486xx pin definitions (continued)

			Pin I	Numb	er							Pin function	ns
LQFP64	LQFP64_SMPS	WLCSP72	WLCSP72_SMPS	LQFP100	UFBGA132	LQFP144	LQFP144_SMPS	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
29	28	НЗ	J3	47	L10	69	69	PB10	I/O	FT_fl	-	TIM2_CH3, I2C2_SCL, SPI2_SCK, DFSDM1_DATIN7, USART3_TX, LPUART1_RX, QUADSPI_CLK, LCD_SEG10, COMP1_OUT, SAI1_SCK_A, EVENTOUT	-
30	29	G3	НЗ	48	L11	70	-	PB11	I/O	FT_fl	-	TIM2_CH4, I2C2_SDA, DFSDM1_CKIN7, USART3_RX, LPUART1_TX, QUADSPI_NCS, LCD_SEG11, COMP2_OUT, EVENTOUT	-
-	30	-	B8	-	-	-	70	VDD12	S	-	-	-	-
31	31	J2	J2	49	F12	71	71	VSS	S	-	-	-	-
32	32	J1	F1	50	G12	72	72	VDD	S	-	-	-	-
33	33	H1	H1	51	L12	73	73	PB12	I/O	FT_J	-	TIM1_BKIN, TIM1_BKIN_COMP2, I2C2_SMBA, SPI2_NSS, DFSDM1_DATIN1, USART3_CK, LPUART1_RTS_DE, TSC_G1_IO1, LCD_SEG12, SWPMI1_IO, SAI2_FS_A, TIM15_BKIN, EVENTOUT	-



Table 16. STM32L486xx pin definitions (continued)

			Pin I	Numb				TWISZE400XX PI				Pin function	ns
LQFP64	LQFP64_SMPS	WLCSP72	WLCSP72_SMPS	LQFP100	UFBGA132	LQFP144	LQFP144_SMPS	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
34	34	H2	H2	52	K12	74	74	PB13	I/O	FT_fl	-	TIM1_CH1N, I2C2_SCL, SPI2_SCK, DFSDM1_CKIN1, USART3_CTS, LPUART1_CTS, TSC_G1_IO2, LCD_SEG13, SWPMI1_TX, SAI2_SCK_A, TIM15_CH1N, EVENTOUT	-
35	35	G2	G3	53	K11	75	75	PB14	I/O	FT_fl	-	TIM1_CH2N, TIM8_CH2N, I2C2_SDA, SPI2_MISO, DFSDM1_DATIN2, USART3_RTS_DE, TSC_G1_IO3, LCD_SEG14, SWPMI1_RX, SAI2_MCLK_A, TIM15_CH1, EVENTOUT	-
36	36	G1	G1	54	K10	76	76	PB15	I/O	FT_I	-	RTC_REFIN, TIM1_CH3N, TIM8_CH3N, SPI2_MOSI, DFSDM1_CKIN2, TSC_G1_IO4, LCD_SEG15, SWPMI1_SUSPEND, SAI2_SD_A, TIM15_CH2, EVENTOUT	-
-	-	-	-	55	K 9	77	77	PD8	I/O	FT_I	-	USART3_TX, LCD_SEG28, FMC_D13, EVENTOUT	-
-	-	-	-	56	K8	78	78	PD9	I/O	FT_I	-	USART3_RX, LCD_SEG29, FMC_D14, SAI2_MCLK_A, EVENTOUT	-



Table 16. STM32L486xx pin definitions (continued)

			Pin I	Numb	oer							Pin functio	ns
LQFP64	LQFP64_SMPS	WLCSP72	WLCSP72_SMPS	LQFP100	UFBGA132	LQFP144	LQFP144_SMPS	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	-	-	57	J12	79	79	PD10	I/O	FT_I	-	USART3_CK, TSC_G6_IO1, LCD_SEG30, FMC_D15, SAI2_SCK_A, EVENTOUT	-
-	-	-	-	58	J11	80	80	PD11	I/O	FT_I	-	USART3_CTS, TSC_G6_IO2, LCD_SEG31, FMC_A16, SAI2_SD_A, LPTIM2_ETR, EVENTOUT	-
-	1	1	1	59	J10	81	81	PD12	I/O	FT_I	-	TIM4_CH1, USART3_RTS_DE, TSC_G6_IO3, LCD_SEG32, FMC_A17, SAI2_FS_A, LPTIM2_IN1, EVENTOUT	-
-	1	1	ı	60	H12	82	82	PD13	I/O	FT_I	-	TIM4_CH2, TSC_G6_IO4, LCD_SEG33, FMC_A18, LPTIM2_OUT, EVENTOUT	-
-	-	-	-	-	-	83	83	VSS	S	-	-	-	-
_	-	-	-	-	-	84	84	VDD	S	-	-	-	-
-	-	-	1	61	H11	85	85	PD14	I/O	FT_I	-	TIM4_CH3, LCD_SEG34, FMC_D0, EVENTOUT	-
-	1	-	-	62	H10	86	86	PD15	I/O	FT_I	-	TIM4_CH4, LCD_SEG35, FMC_D1, EVENTOUT	-
-	-	-	-	-	G10	87	87	PG2	I/O	FT_s	-	SPI1_SCK, FMC_A12, SAI2_SCK_B, EVENTOUT	-



Table 16. STM32L486xx pin definitions (continued)

			Pin I	Numb				TWOZE400XX PI			`	Pin functio	ns
LQFP64	LQFP64_SMPS	WLCSP72	WLCSP72_SMPS	LQFP100	UFBGA132	LQFP144	LQFP144_SMPS	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	1	1	1	1	F9	88	88	PG3	I/O	FT_s	1	SPI1_MISO, FMC_A13, SAI2_FS_B, EVENTOUT	,
-	1	-	-	-	F10	89	89	PG4	I/O	FT_s	-	SPI1_MOSI, FMC_A14, SAI2_MCLK_B, EVENTOUT	-
-	-	-	-	-	E9	90	90	PG5	I/O	FT_s	-	SPI1_NSS, LPUART1_CTS, FMC_A15, SAI2_SD_B, EVENTOUT	-
-	-	-	-	1	G4	91	91	PG6	I/O	FT_s	-	I2C3_SMBA, LPUART1_RTS_DE, EVENTOUT	-
-	1	1	1	1	H4	92	92	PG7	I/O	FT_fs	1	I2C3_SCL, LPUART1_TX, FMC_INT, EVENTOUT	-
-	1	-	-	-	J6	93	93	PG8	I/O	FT_fs	-	I2C3_SDA, LPUART1_RX, EVENTOUT	-
-	-	-	-	-	-	94	94	VSS	S	-	-	-	-
-	-	-	-	-	-	95	95	VDDIO2	S	-	-	-	-
37	37	F3	G2	63	E12	96	96	PC6	I/O	FT_I	-	TIM3_CH1, TIM8_CH1, DFSDM1_CKIN3, TSC_G4_IO1, LCD_SEG24, SDMMC1_D6, SAI2_MCLK_A, EVENTOUT	-
38	38	F1	F2	64	E11	97	97	PC7	I/O	FT_I	-	TIM3_CH2, TIM8_CH2, DFSDM1_DATIN3, TSC_G4_IO2, LCD_SEG25, SDMMC1_D7, SAI2_MCLK_B, EVENTOUT	-



Table 16. STM32L486xx pin definitions (continued)

			Pin I	Numb	er							Pin functio	ns
LQFP64	LQFP64_SMPS	WLCSP72	WLCSP72_SMPS	LQFP100	UFBGA132	LQFP144	LQFP144_SMPS	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
39	39	F2	F3	65	E10	98	98	PC8	I/O	FT_I	-	TIM3_CH3, TIM8_CH3, TSC_G4_IO3, LCD_SEG26, SDMMC1_D0, EVENTOUT	-
40	40	E1	E1	66	D12	99	99	PC9	I/O	FT_l	-	TIM8_BKIN2, TIM3_CH4, TIM8_CH4, TSC_G4_IO4, OTG_FS_NOE, LCD_SEG27, SDMMC1_D1, SAI2_EXTCLK, TIM8_BKIN2_ COMP1, EVENTOUT	-
41	41	E2	E2	67	D11	100	100	PA8	I/O	FT_I	1	MCO, TIM1_CH1, USART1_CK, OTG_FS_SOF, LCD_COM0, LPTIM2_OUT, EVENTOUT	-
42	42	E3	E3	68	D10	101	101	PA9	I/O	FT_lu	-	TIM1_CH2, USART1_TX, LCD_COM1, TIM15_BKIN, EVENTOUT	OTG_FS_ VBUS
43	43	D2	D2	69	C12	102	102	PA10	I/O	FT_lu	-	TIM1_CH3, USART1_RX, OTG_FS_ID, LCD_COM2, TIM17_BKIN, EVENTOUT	-
44	44	D1	D1	70	B12	103	103	PA11	I/O	FT_u	-	TIM1_CH4, TIM1_BKIN2, USART1_CTS, CAN1_RX, OTG_FS_DM, TIM1_BKIN2_COMP1 , EVENTOUT	-



Table 16. STM32L486xx pin definitions (continued)

			Pin I	Numb				THIOZE TOOKK PI				Pin functio	ns
LQFP64	LQFP64_SMPS	WLCSP72	WLCSP72_SMPS	LQFP100	UFBGA132	LQFP144	LQFP144_SMPS	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
45	45	C1	C1	71	A12	104	104	PA12	I/O	FT_u	-	TIM1_ETR, USART1_RTS_DE, CAN1_TX, OTG_FS_DP, EVENTOUT	-
46	46	C2	C2	72	A11	105	105	PA13 (JTMS-SWDIO)	I/O	FT	(4)	JTMS-SWDIO, IR_OUT, OTG_FS_NOE, EVENTOUT	-
47	47	B1	В1	-	-	-	-	VSS	S	-	-	-	-
48	48	A1	A1	73	C11	106	106	VDDUSB	S	ı	-	-	-
-	-	-	-	74	F11	107	107	VSS	S	ı	-	-	-
_	-	-	-	75	G11	108	108	VDD	S	-	-	-	-
49	49	B2	B2	76	A10	109	109	PA14 (JTCK-SWCLK)	I/O	FT	(4)	JTCK-SWCLK, EVENTOUT	-
50	50	A2	С3	77	A9	110	110	PA15 (JTDI)	I/O	FT_I	(4)	JTDI, TIM2_CH1, TIM2_ETR, SPI1_NSS, SPI3_NSS, UART4_RTS_DE, TSC_G3_IO1, LCD_SEG17, SAI2_FS_B, EVENTOUT	-
51	51	D3	A2	78	B11	111	111	PC10	I/O	FT_I	-	SPI3_SCK, USART3_TX, UART4_TX, TSC_G3_IO2, LCD_COM4/ LCD_SEG28/ LCD_SEG40, SDMMC1_D2, SAI2_SCK_B, EVENTOUT	-



Table 16. STM32L486xx pin definitions (continued)

			Pin I	Numb				TWOZE400XX PI				Pin functio	ns
LQFP64	LQFP64_SMPS	WLCSP72	WLCSP72_SMPS	LQFP100	UFBGA132	LQFP144	LQFP144_SMPS	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
52	52	C3	D3	79	C10	112	112	PC11	I/O	FT_I	-	SPI3_MISO, USART3_RX, UART4_RX, TSC_G3_IO3, LCD_COM5/ LCD_SEG29/ LCD_SEG41, SDMMC1_D3, SAI2_MCLK_B, EVENTOUT	•
53	53	В3	В3	80	B10	113	113	PC12	I/O	FT_I	-	SPI3_MOSI, USART3_CK, UART5_TX, TSC_G3_IO4, LCD_COM6/ LCD_SEG30/ LCD_SEG42, SDMMC1_CK, SAI2_SD_B, EVENTOUT	-
-	1	-	-	81	C9	114	114	PD0	I/O	FT	-	SPI2_NSS, DFSDM1_DATIN7, CAN1_RX, FMC_D2, EVENTOUT	-
-	ı	1	-	82	В9	115	115	PD1	I/O	FT	-	SPI2_SCK, DFSDM1_CKIN7, CAN1_TX, FMC_D3, EVENTOUT	ı
54	-	A3	А3	83	C8	116	116	PD2	I/O	FT_I	-	TIM3_ETR, USART3_RTS_DE, UART5_RX, TSC_SYNC, LCD_COM7/LCD_ SEG31/LCD_SEG43, SDMMC1_CMD, EVENTOUT	-
-	-	-	-	84	В8	117	117	PD3	I/O	FT	-	SPI2_MISO, DFSDM1_DATINO, USART2_CTS, FMC_CLK, EVENTOUT	-



Table 16. STM32L486xx pin definitions (continued)

			Pin I	Numb				1 W 32L 400XX PI				Pin functio	ns
LQFP64	LQFP64_SMPS	WLCSP72	WLCSP72_SMPS	LQFP100	UFBGA132	LQFP144	LQFP144_SMPS	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	ı	1	ı	85	В7	118	118	PD4	I/O	FT	1	SPI2_MOSI, DFSDM1_CKIN0, USART2_RTS_DE, FMC_NOE, EVENTOUT	ı
-	ı	ı	ı	86	A6	119	119	PD5	I/O	FT	1	USART2_TX, FMC_NWE, EVENTOUT	-
-	-	-	-	-	-	120	120	VSS	S	ı	-	-	-
-	-	-	-	-	-	121	121	VDD	S	ı	-	-	-
-	1	1	1	87	В6	122	122	PD6	I/O	FT	1	DFSDM1_DATIN1, USART2_RX, FMC_NWAIT, SAI1_SD_A, EVENTOUT	ı
-	1	-	-	88	A5	123	123	PD7	I/O	FT	-	DFSDM1_CKIN1, USART2_CK, FMC_NE1, EVENTOUT	-
-	1	A4	A4	-	D9	124	124	PG9	I/O	FT_s	-	SPI3_SCK, USART1_TX, FMC_NCE/ FMC_NE2, SAI2_SCK_A, TIM15_CH1N, EVENTOUT	-
-	1	B4	B4	1	D8	125	125	PG10	I/O	FT_s	1	LPTIM1_IN1, SPI3_MISO, USART1_RX, FMC_NE3, SAI2_FS_A, TIM15_CH1, EVENTOUT	-
-	-	C4	-	-	G3	126	126	PG11	I/O	FT_s	-	LPTIM1_IN2, SPI3_MOSI, USART1_CTS, SAI2_MCLK_A, TIM15_CH2, EVENTOUT	-



Table 16. STM32L486xx pin definitions (continued)

			Pin I	Numb	er							Pin functio	ns
LQFP64	LQFP64_SMPS	WLCSP72	WLCSP72_SMPS	LQFP100	UFBGA132	LQFP144	LQFP144_SMPS	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	C5	C4	-	D7	127	127	PG12	I/O	FT_s	-	LPTIM1_ETR, SPI3_NSS, USART1_RTS_DE, FMC_NE4, SAI2_SD_A, EVENTOUT	-
-	1	B5	B5	-	C7	128	128	PG13	I/O	FT_fs	-	I2C1_SDA, USART1_CK, FMC_A24, EVENTOUT	-
-	1	A5	A5	-	C6	129	129	PG14	I/O	FT_fs	-	I2C1_SCL, FMC_A25, EVENTOUT	-
-	1	-	-	-	F7	130	130	VSS	S	-	-	-	-
-	-	В6	В6	-	G7	131	131	VDDIO2	S	-	-	-	-
-	1	ı	-	-	K1	132	1	PG15	I/O	FT_s	-	LPTIM1_OUT, I2C1_SMBA, EVENTOUT	-
55	54	A6	A6	89	A8	133	132	PB3 (JTDO- TRACESWO)	I/O	FT_la	(4)	JTDO-TRACESWO, TIM2_CH2, SPI1_SCK, SPI3_SCK, USART1_RTS_DE, LCD_SEG7, SAI1_SCK_B, EVENTOUT	COMP2_ INM
56	55	C6	C5	90	A7	134	133	PB4 (NJTRST)	I/O	FT_la	(4)	NJTRST, TIM3_CH1, SPI1_MISO, SPI3_MISO, USART1_CTS, UART5_RTS_DE, TSC_G2_IO1, LCD_SEG8, SAI1_MCLK_B, TIM17_BKIN, EVENTOUT	COMP2_ INP



Table 16. STM32L486xx pin definitions (continued)

			Pin I	Numb				THIOZE TOOKK PI				Pin functio	ns
LQFP64	LQFP64_SMPS	WLCSP72	WLCSP72_SMPS	LQFP100	UFBGA132	LQFP144	LQFP144_SMPS	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
57	56	C 7	E7	91	C5	135	134	PB5	I/O	FT_la	-	LPTIM1_IN1, TIM3_CH2, I2C1_SMBA, SPI1_MOSI, SPI3_MOSI, USART1_CK, UART5_CTS, TSC_G2_IO2, LCD_SEG9, COMP2_OUT, SAI1_SD_B, TIM16_BKIN, EVENTOUT	ı
58	57	В7	E8	92	B5	136	135	PB6	I/O	FT_fa	-	LPTIM1_ETR, TIM4_CH1, TIM8_BKIN2, I2C1_SCL, DFSDM1_DATIN5, USART1_TX, TSC_G2_IO3, TIM8_BKIN2_ COMP2, SAI1_FS_B, TIM16_CH1N, EVENTOUT	COMP2_ INP
59	58	Α7	В7	93	B4	137	136	PB7	I/O	FT_fla	-	LPTIM1_IN2, TIM4_CH2, TIM8_BKIN, I2C1_SDA, DFSDM1_CKIN5, USART1_RX, UART4_CTS, TSC_G2_IO4, LCD_SEG21, FMC_NL, TIM8_BKIN_COMP1, TIM17_CH1N, EVENTOUT	COMP2_ INM, PVD_IN
60	59	D7	A7	94	A4	138	137	BOOT0	I	-	-	-	-



Table 16. STM32L486xx pin definitions (continued)

			Pin I	Numb	er							Pin functio	ns
LQFP64	LQFP64_SMPS	WLCSP72	WLCSP72_SMPS	LQFP100	UFBGA132	LQFP144	LQFP144_SMPS	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
61	60	E7	C6	95	А3	139	138	PB8	I/O	FT_fl	-	TIM4_CH3, 12C1_SCL, DFSDM1_DATIN6, CAN1_RX, LCD_SEG16, SDMMC1_D4, SAI1_MCLK_A, TIM16_CH1, EVENTOUT	-
62	61	E8	D7	96	В3	140	139	PB9	I/O	FT_fl	-	IR_OUT, TIM4_CH4, I2C1_SDA, SPI2_NSS, DFSDM1_CKIN6, CAN1_TX, LCD_COM3, SDMMC1_D5, SAI1_FS_A, TIM17_CH1, EVENTOUT	-
-	ı	ı	ı	97	C3	141	140	PE0	1/0	FT_I	1	TIM4_ETR, LCD_SEG36, FMC_NBL0, TIM16_CH1, EVENTOUT	-
-	-	-	1	98	A2	142	141	PE1	I/O	FT_I	-	LCD_SEG37, FMC_NBL1, TIM17_CH1, EVENTOUT	-
-	62	-	J1	-	-	-	142	VDD12	S	-	-	-	-
63	63	A8	A8	99	D3	143	143	VSS	S	-	-	-	-
64	64	A9	A9	100	C4	144	144	VDD	S	-	-	-	-

PC13, PC14 and PC15 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited:

- The speed should not exceed 2 MHz with a maximum load of 30 pF

- These GPIOs must not be used as current sources (e.g. to drive an LED).

After reset, these pins are configured as JTAG/SW debug alternate functions, and the internal pull-up on PA15, PA13, PB4 pins and the internal pull-down on PA14 pin are activated.



^{2.} After a Backup domain power-up, PC13, PC14 and PC15 operate as GPIOs. Their function then depends on the content of the RTC registers which are not reset by the system reset. For details on how to manage these GPIOs, refer to the Backup domain and RTC register descriptions in the RM0351 reference manual.

OPAMPx_VINM pins are not available as additional functions on pins PA1 and PA7 on UFBGA packages. On UFBGA packages, use the OPAMPx_VINM dedicated pins available on M3 and M4 balls.

			Table 17. Alt	ernate tunction	א) APU to AP7 (זג	Alternate function AF0 to AF7 (for AF8 to AF15 see Table 18)	see lable 18)		
		AF0	AF1	AF2	AF3	AF4	AF5	9H6	AF7
<u>ũ</u>	Port	SYS_AF	TIM1/TIM2/ TIM5/TIM8/ LPTIM1	TIM1/TIM2/ TIM3/TIM4/ TIM5	TIM8	12C1/12C2/12C3	SPI1/SPI2	SP13/DFSDM	USART1/ USART2/ USART3
	PA0	-	TIM2_CH1	TIM5_CH1	TIM8_ETR	,	1	ı	USART2_CTS
	PA1	ı	TIM2_CH2	TIM5_CH2	ı	ı	1	ı	USART2_RTS_ DE
	PA2	ı	TIM2_CH3	TIM5_CH3	ı	1	1	ı	USART2_TX
	PA3	ı	TIM2_CH4	TIM5_CH4	ı	ı	1	ı	USART2_RX
	PA4	ı	ı	ı	ı	1	SPI1_NSS	SSN_EIAS	USART2_CK
	PA5		TIM2_CH1	TIM2_ETR	TIM8_CH1N		SPI1_SCK	-	-
	PA6	ı	TIM1_BKIN	TIM3_CH1	TIM8_BKIN	ı	SPI1_MISO	ı	USART3_CTS
t	PA7	ı	TIM1_CH1N	TIM3_CH2	TIM8_CH1N	1	SPI1_MOSI	ı	1
ב ב ב	PA8	MCO	TIM1_CH1	ı	ı	ı	ı	ı	USART1_CK
	PA9	ı	TIM1_CH2	ı	ı	1	1	ı	USART1_TX
	PA10	ı	TIM1_CH3	ı	ı				USART1_RX
	PA11		TIM1_CH4	TIM1_BKIN2	ı	,	ı	ı	USART1_CTS
	PA12	1	TIM1_ETR	1	1	1	,	ı	USART1_RTS_ DE
	PA13	OIDWS-SMTL	IR_OUT	ı	ı	1	1	ı	1
	PA14	JTCK-SWCLK	ı	ı	ı	1	1	ı	1
	PA15	JTDI	TIM2_CH1	TIM2_ETR	-		SPI1_NSS	SSN_EIAS	-



ole 17. Alternate function AF0 to AF7 (for AF8 to AF15 see Table 18) (continued)

	AF7	USART1/ USART2/ USART3	USART3_CK	USART3_RTS_ DE	ı	USART1_RTS_ DE	USART1_CTS	USART1_CK	USART1_TX	USART1_RX	ı	1	USART3_TX	USART3_RX	USART3_CK	USART3_CTS	USART3_RTS_ DE	1
ned)	AF6	SPI3/DFSDM	-	DFSDM1_ DATIN0	DFSDM1_CKIN0	SPI3_SCK	SPI3_MISO	SPI3_MOSI	DFSDM1_ DATIN5	DFSDM1_CKIN5	DFSDM1_ DATIN6	DFSDM1_CKIN6	DFSDM1_ DATIN7_	DFSDM1_CKIN7	DFSDM1_ DATIN1	DFSDM1_CKIN1	DFSDM1_ DATIN2	DFSDM1_CKIN2
able 18) (contin	AF5	SPI1/SPI2	-	-	-	SPI1_SCK	SPI1_MISO	SPI1_MOSI	ı	ı	-	SPI2_NSS	SPI2_SCK	ı	SPI2_NSS	SPI2_SCK	SPI2_MISO	SPI2_MOSI
to AF15 see 7	AF4	2C1/ 2C2/ 2C3	-	-	I2C3_SMBA	-	-	I2C1_SMBA	I2C1_SCL	I2C1_SDA	I2C1_SCL	I2C1_SDA	I2C2_SCL	I2C2_SDA	I2C2_SMBA	I2C2_SCL	I2C2_SDA	
to AF7 (for AF8	AF3	TIM8	TIM8_CH2N	TIM8_CH3N	1	1	1	1	TIM8_BKIN2	TIM8_BKIN	1	-	1	1	TIM1_BKIN_ COMP2	1	TIM8_CH2N	TIM8_CH3N
Table 17. Alternate function AF0 to AF7 (for AF8 to AF15 see Table 18) (continued)	AF2	TIM1/TIM2/ TIM3/TIM4/ TIM5	TIM3_CH3	TIM3_CH4	ı	ı	TIM3_CH1	TIM3_CH2	TIM4_CH1	TIM4_CH2	TIM4_CH3	TIM4_CH4	1	1	1	1	1	1
le 17. Alternate	AF1	TIM1/TIM2/ TIM5/TIM8/ LPTIM1	TIM1_CH2N	TIM1_CH3N	LPTIM1_OUT	TIM2_CH2	1	LPTIM1_IN1	LPTIM1_ETR	LPTIM1_IN2	1	IR_OUT	TIM2_CH3	TIM2_CH4	TIM1_BKIN	TIM1_CH1N	TIM1_CH2N	TIM1_CH3N
Tab	AF0	SYS_AF	•	1	RTC_OUT	JTDO- TRACESWO	NJTRST	1	ı	ı	1	-	1	1	1	1	-	RTC_REFIN
-		Port	PB0	PB1	PB2	PB3	PB4	PB5	PB6	PB7	PB8	PB9	PB10	PB11	PB12	PB13	PB14	PB15
		a									Port B							



	AF7	USART1/ USART2/ USART3	ı	ı	ı		USART3_TX	USART3_RX	-		-		USART3_TX	USART3_RX	USART3_CK	ı	-	-
(pənu	AF6	SPI3/DFSDM	DFSDM1_ DATIN4	DFSDM1_CKIN4	DFSDM1_ CKOUT	1	1	ı	DFSDM1_CKIN3	DFSDM1_ DATIN3	-	1	SPI3_SCK	SPI3_MISO	ISOM_EIAS	1	1	1
Table 17. Alternate function AF0 to AF7 (for AF8 to AF15 see Table 18) (continued)	AF5	SPI1/SPI2	ı	1	SPI2_MISO	SPI2_MOSI	1	ı	-	-	-		-	-	ı	1	-	
to AF15 see 7	AF4	2C1/ 2C2/ 2C3	I2C3_SCL	I2C3_SDA	ı	1	1	1	-	-	-	-	-	-	1	1	-	-
to AF7 (for AF8	AF3	TIM8	1	1	ı	1	1	1	TIM8_CH1	TIM8_CH2	TIM8_CH3	TIM8_CH4	-	-	1	1	-	-
function AF0	AF2	TIM1/TIM2/ TIM3/TIM4/ TIM5	ı	1	1	1	ı	ı	TIM3_CH1	TIM3_CH2	TIM3_CH3	TIM3_CH4	1	1	1	ı	-	1
le 17. Alternate	AF1	TIM1/TIM2/ TIM5/TIM8/ LPTIM1	LPTIM1_IN1	LPTIM1_OUT	LPTIM1_IN2	LPTIM1_ETR	1	1	-	-	-	TIM8_BKIN2	-	-	ı	1	-	1
Tab	AF0	SYS_AF	ı	1	ı	1	ı	ı	1	1	1	1	1	1	1	ı	•	1
Ē		Port	PC0	PC1	PC2	PC3	PC4	PC5	PC6	PC7	S PC8	PC9	PC10	PC11	PC12	PC13	PC14	PC15
		_									Port C							



	AF7	USART1/ USART2/ USART3	ı	ı	USART3_RTS_ DE	USART2_CTS	USART2_RTS_ DE	USART2_TX	USART2_RX	USART2_CK	USART3_TX	USART3_RX	USART3_CK	USART3_CTS	USART3_RTS_ DE	ı	1	1
(pən	AF6	SPI3/DFSDM	DFSDM1_ DATIN7	DFSDM1_CKIN7	1	DFSDM1_ DATIN0	DFSDM1_CKIN0	1	DFSDM1_ DATIN1_	DFSDM1_CKIN1	1	1	1	1	ı	1	1	1
Table 17. Alternate function AF0 to AF7 (for AF8 to AF15 see Table 18) (continued)	AF5	SPI1/SPI2	SPI2_NSS	SPI2_SCK		SPI2_MISO	SPI2_MOSI	-	-	ı	-	-		1	ı	1	-	1
to AF15 see 7	AF4	12C1/12C2/12C3	-	1	-	-	1	-	-	ı	-	-	-	1	ı	1	-	•
to AF7 (for AF8	AF3	TIM8	-	-	-	-	1	-	-		-	-	-	1	ı	-	-	1
function AF0	AF2	TIM1/TIM2/ TIM3/TIM4/ TIM5	1	1	TIM3_ETR	ı	ı	-	-	ı	-	-	1	1	TIM4_CH1	TIM4_CH2	TIM4_CH3	TIM4_CH4
ile 17. Alternate	AF1	TIM1/TIM2/ TIM5/TIM8/ LPTIM1	-	-	-	-	-	-	-	ı	-	-	-	-	-	-	-	1
Tab	AF0	SYS_AF	1	1		ı	ı		-	ı	1	-	1	ı	ı	1	-	ı
•	'1	Port	PD0	PD1	PD2	PD3	PD4	PD5	PD6	PD7	PD8	РД9	PD10	PD11	PD12	PD13	PD14	PD15
		<u>a</u>							t (<u></u>								

Table 17. Alternate function AF0 to AF7 (for AF8 to AF15 see Table 18) (continued)

	AF7	USART1/ USART2/ USART3	ı	•		ı	ı	ı	ı	1	1	1	1	1	1	ı	ı	1
(pənu	AF6	SPI3/DFSDM	-	-	-	1	DFSDM1_ DATIN3	DFSDM1_CKIN3	1	DFSDM1_ DATIN2	DFSDM1_CKIN2	DFSDM1_ CKOUT	DFSDM1_ DATIN4	DFSDM1_ CKIN4	DFSDM1_ DATIN5	DFSDM1_CKIN5		,
able 18) (contir	AF5	SPI1/SPI2	-	-	-		1						ı	ı	SPI1_NSS	SPI1_SCK	SPI1_MISO	SPI1_MOSI
to AF15 see T	AF4	2C1/ 2C2/ 2C3	1	1	1	1	1	ı	1	1	1	1	1	1	1	ı	1	1
Table 17. Alternate function AF0 to AF7 (for AF8 to AF15 see Table 18) (continued)	AF3	8WIL	1	1	1	1	ı	ı	1	1	1	1	1	1	1	ı	TIM1_BKIN2_ COMP2	TIM1_BKIN_ COMP1
function AF0 t	AF2	TIM1/TIM2/ TIM3/TIM4/ TIM5	TIM4_ETR	-	TIM3_ETR	TIM3_CH1	TIM3_CH2	TIM3_CH3	TIM3_CH4	ı	1	ı	1	1	1	ı	TIM1_BKIN2	1
le 17. Alternate	AF1	TIM1/TIM2/ TIM5/TIM8/ LPTIM1	1	1	1	ı	ı	ı	1	TIM1_ETR	TIM1_CH1N	TIM1_CH1	TIM1_CH2N	TIM1_CH2	TIM1_CH3N	TIM1_CH3	TIM1_CH4	TIM1_BKIN
Tab	AF0	SYS_AF	1	-	TRACECK	TRACED0	TRACED1	TRACED2	TRACED3	ı	1	ı	1	1	1	ı	ı	1
		Port	PE0	PE1	PE2	PE3	PE4	PE5	PE6	PE7	PE8	PE9	PE10	PE11	PE12	PE13	PE14	PE15
		L										Port E						



		13/2/2																
	AF7	USART1/ USART2/ USART3	1	1	1	ı	1	1	1	1	1	1	1	1	1	1	1	1
(pənu	AF6	SPI3/DFSDM	1	ı	ı	ı	1	1	ı	1	ı	1	1	ı	1	DFSDM1_ DATIN6	DFSDM1_CKIN6	-
able 18) (contir	AF5	SPI1/SPI2		ı	ı	ı		ı			ı		ı	ı	ı	ı		-
to AF15 see 7	AF4	12C1/12C2/12C3	I2C2_SDA	I2C2_SCL	I2C2_SMBA	-	-	-	-	-	-	-	-	-	-	-	-	-
to AF7 (for AF8	AF3	TIM8	-	1	-	1	-	-	-	1	1	-	-	-	-	-	-	-
function AF0	AF2	TIM1/TIM2/ TIM3/TIM4/ TIM5		ı	1	-	-	-	TIM5_CH1	TIM5_CH2	TIM5_CH3	TIM5_CH4	-	1	-	-	-	-
Table 17. Alternate function AF0 to AF7 (for AF8 to AF15 see Table 18) (continued)	AF1	TIM1/TIM2/ TIM5/TIM8/ LPTIM1	•	-	-	-	-	-	TIM5_ETR	-	-	-	-	-	-	-	-	-
Tak	AF0	SYS_AF	-	1	-	1	-	-	-	1	1	-	-	-	-	-	-	-
•	<u>'</u>	Port	PF0	PF1	PF2	PF3	PF4	S44	PF6	PF7	PF8	64d	PF10	PF11	PF12	PF13	PF14	PF15
		<u> </u>									Port F							

	•	Tal	ble 17. Alternate	function AF0	to AF7 (for AF	Table 17. Alternate function AF0 to AF7 (for AF8 to AF15 see Table 18) (continued)	able 18) (contin	(pənı	
	1	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
<u>ū</u>	Port	SYS_AF	TIM1/TIM2/ TIM5/TIM8/ LPTIM1	TIM1/TIM2/ TIM3/TIM4/ TIM5	TIM8	2C1/ 2C2/ 2C3	SPI1/SPI2	SPI3/DFSDM	USART1/ USART2/ USART3
	PG0		1		ı	ı		1	1
	PG1		ı		1	ı		1	ı
	PG2	ı	ı	1	ı	ı	SPI1_SCK	1	ı
	PG3	ı	1	1	1	ı	SPI1_MISO	1	1
	PG4	ı	ı	1	1	1	SPI1_MOSI	1	1
	PG5		1	1	·	1	SPI1_NSS	1	ı
	PG6	ı	ı	ı	ı	I2C3_SMBA	ı	1	ı
	PG7	ı	ı	1		I2C3_SCL	1	1	ı
1	PG8	ı	1	1	ı	I2C3_SDA	1	1	1
5 10 10 10 10 10 10 10 10 10 10 10 10 10	PG9	1	1	1	1	1	1	SPI3_SCK	USART1_TX
	PG10	ı	LPTIM1_IN1	1	ı	1	1	SPI3_MISO	USART1_RX
	PG11		LPTIM1_IN2		ı	ı		SPI3_MOSI	USART1_CTS
	PG12	ı	LPTIM1_ETR	1	ı	1	1	SPI3_NSS	USART1_RTS_ DE
	PG13	ı	1	1	ı	I2C1_SDA	1	1	USART1_CK
	PG14	ı	1	1	ı	I2C1_SCL	1	-	1
	PG15	ı	LPTIM1_OUT	1	ı	I2C1_SMBA	1	-	ı
T to d	DH0	-	1	1	1	1	1	-	-
=	PH1	ı	1	1	ı	1	1	-	1



			Table 18.	8. Alternate function AF8 to AF15 (for AF0 to AF7 see Table 17)	VF8 to AF15 (f	or AF0 to AF7 see	Fable 17)		
		AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
a	Port	UART4, UART5, LPUART1	CAN1, TSC	OTG_FS, QUADSPI	ГСБ	SDMMC1, COMP1, COMP2, FMC, SWPM11	SAI1, SAI2	TIM2, TIM15, TIM16, TIM17, LPTIM2	EVENTOUT
	PA0	UART4_TX	ı	1	ı	1	SAI1_EXTCLK	TIM2_ETR	EVENTOUT
	PA1	UART4_RX	ı	1	CD_SEG0	1	1	TIM15_CH1N	EVENTOUT
	PA2	ı	ı	1	LCD_SEG1	1	SAI2_EXTCLK	TIM15_CH1	EVENTOUT
	PA3	ı	ı	1	LCD_SEG2	1	1	TIM15_CH2	EVENTOUT
	PA4	1	ı	1	1	1	SAI1_FS_B	LPTIM2_OUT	EVENTOUT
	PA5	ı	ı	1	1	1	1	LPTIM2_ETR	EVENTOUT
	PA6		ı	QUADSPI_BK1_IO3	LCD_SEG3	TIM1_BKIN_ COMP2	TIM8_BKIN_ COMP2	TIM16_CH1	EVENTOUT
	PA7	ı	ı	QUADSPI_BK1_IO2	LCD_SEG4	1	1	TIM17_CH1	EVENTOUT
Port A	PA8	ı	ı	OTG_FS_SOF	LCD_COM0	1	1	LPTIM2_OUT	EVENTOUT
	PA9	ı	1	1	LCD_COM1	1	1	TIM15_BKIN	EVENTOUT
	PA10	1	1	OTG_FS_ID	LCD_COM2	1	ı	TIM17_BKIN	EVENTOUT
	PA11		CAN1_RX	OTG_FS_DM	1	TIM1_BKIN2_ COMP1	1	-	EVENTOUT
	PA12	ı	CAN1_TX	OTG_FS_DP	1	1	ı	-	EVENTOUT
	PA13	-	-	OTG_FS_NOE	•	-	-	-	EVENTOUT
	PA14	1	-	-	-	-	-	-	EVENTOUT
	PA15	UART4_RTS _DE	TSC_G3_I01	•	LCD_SEG17	-	SAI2_FS_B	-	EVENTOUT

Table 18. Alternate function AF8 to AF15 (for AF0 to AF7 see Table 17) (continued)

	AF15	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT
	AF14	TIM2, TIM15, ETIM16, ETIM16, TIM17, ETIM2	1	LPTIM2_IN1 E	- E	- E	TIM17_BKIN E	TIM16_BKIN E	TIM16_CH1N E	TIM17_CH1N E	TIM16_CH1 E	TIM17_CH1 E			TIM15_BKIN E	TIM15_CH1N E	TIM15_CH1 E	TIM15_CH2 E
17) (continued)	AF13	SAI1, SAI2	1	1		SAI1_SCK_B	SAI1_MCLK_ B	SAI1_SD_B	SAI1_FS_B	TIM8_BKIN_ COMP1	SAI1_MCLK_ A	SAI1_FS_A	SAI1_SCK_A	1	SAI2_FS_A	SAIZ_SCK_A	SAI2_MCLK_ A	SAI2_SD_A
Table 18. Alternate function AF8 to AF15 (for AF0 to AF7 see Table 17) (continued)	AF12	SDMMC1, COMP1, COMP2, FMC, SWPMI1	COMP1_OUT	1	1	1	1	COMP2_OUT	TIM8_BKIN2_ COMP2	FMC_NL	SDMMC1_D4	SDMMC1_D5	COMP1_OUT	COMP2_OUT	SWPMI1_IO	SWPMI1_TX	SWPMI1_RX	SWPMI1_SUSPEND
AF15 (for AF	AF11	ГСБ	LCD_SEG5	LCD_SEG6	1	CD_SEG7	CD_SEG8	CD_SEG9	1	LCD_SEG21	LCD_SEG16	LCD_COM3	LCD_SEG10	LCD_SEG11	LCD_SEG12	LCD_SEG13	LCD_SEG14	LCD_SEG15
ate function AF8 to	AF10	OTG_FS, QUADSPI	QUADSPI_BK1_IO1	QUADSPI_BK1_IO0	1	1	1	ı	1	1	1	1	QUADSPI_CLK	QUADSPI_NCS	ı	1		,
able 18. Alterna	AF9	CAN1, TSC	ı	1	1	-	TSC_G2_101	TSC_G2_102	TSC_G2_103	TSC_G2_104	CAN1_RX	CAN1_TX	ı	1	TSC_G1_101	TSC_G1_102	TSC_G1_103	TSC_G1_I04
<u>1</u>	AF8	UART4, UART5, LPUART1	-	1	-	-	UART5_RTS _DE	UART5_CTS		UART4_CTS	1	1	LPUART1_ RX	LPUART1_TX	LPUART1_ RTS_DE	LPUART1_ CTS	-	1
		Port	PB0	PB1	PB2	PB3	PB4	PB5	PB6	PB7	B PB8	PB9	PB10	PB11	PB12	PB13	PB14	PB15
											Port B							



Table 18. Alternate function AF8 to AF15 (for AF0 to AF7 see Table 17) (continued)

		able 18. Altern	ate function AF6 to	AFTS (TOF AF	lable 18. Alternate function AF8 to AF15 (for AF0 to AF7 see 1able 17) (continued)	77) (continued		
AF8	8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
UAI LPU	UART4, UART5, LPUART1	CAN1, TSC	OTG_FS, QUADSPI	ГСБ	SDMMC1, COMP1, COMP2, FMC, SWPMI1	SAI1, SAI2	TIM2, TIM15, TIM16, TIM17, LPTIM2	EVENTOUT
PC0 LPU	LPUART1_ RX	ı	,	LCD_SEG18	1	1	LPTIM2_IN1	EVENTOUT
PC1 LPU,	LPUART1_TX		1	LCD_SEG19	1			EVENTOUT
PC2	1		1	LCD_SEG20	1		1	EVENTOUT
PC3	ı		1	LCD_VLCD	1	SAI1_SD_A	LPTIM2_ETR	EVENTOUT
PC4		ı	1	LCD_SEG22	1		1	EVENTOUT
PC5	,	,	1	LCD_SEG23	1		1	EVENTOUT
PC6	ı	TSC_64_101	1	LCD_SEG24	SDMMC1_D6	SAIZ_MCLK_ A	1	EVENTOUT
PC7		TSC_64_102	,	LCD_SEG25	SDMMC1_D7	SAIZ_MCLK_B	1	EVENTOUT
PC8	ı	TSC_G4_103	1	LCD_SEG26	SDMMC1_D0	1	1	EVENTOUT
PC9	1	TSC_G4_IO4	OTG_FS_NOE	LCD_SEG27	SDMMC1_D1	SAI2_EXTCLK	TIM8_BKIN2_ COMP1	EVENTOUT
PC10 U	UART4_TX	TSC_G3_102	1	LCD_COM4/ LCD_SEG28/ LCD_SEG40	SDMMC1_D2	SAIZ_SCK_B	1	EVENTOUT
PC11 U	UART4_RX	TSC_G3_IO3	ı	LCD_COM5/ LCD_SEG29/ LCD_SEG41	SDMMC1_D3	SAIZ_MCLK_B	1	EVENTOUT
PC12 U	UART5_TX	TSC_G3_104	ı	LCD_COM6/ LCD_SEG30/ LCD_SEG42	SDMMC1_CK	SAI2_SD_B	ı	EVENTOUT
PC13	ı		1	1	1	1	1	EVENTOUT
PC14	-	-	1	-	-	-	-	EVENTOUT
PC15	,	ı	1		•		ı	EVENTOUT



		-	able 18. Altern	ate function AF8 to	AF15 (for AF	Table 18. Alternate function AF8 to AF15 (for AF0 to AF7 see <i>Table 17</i>) (continued)	17) (continued		
₹ 	₹	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
Port UA UA LPU	UA LPU	UART4, UART5, LPUART1	CAN1, TSC	OTG_FS, QUADSPI	ГСБ	SDMMC1, COMP1, COMP2, FMC, SWPMI1	SAI1, SAI2	TIM2, TIM15, TIM16, TIM17, LPTIM2	EVENTOUT
PD0			CAN1_RX	1	•	FMC_D2			EVENTOUT
PD1		ı	CAN1_TX	1	1	FMC_D3	1	ı	EVENTOUT
PD2 UA	Ď	UART5_RX	TSC_SYNC	ı	LCD_COM7/ LCD_SEG31/ LCD_SEG43	SDMMC1_CMD	ı	ı	EVENTOUT
PD3		1	ı	1	•	FMC_CLK	1	1	EVENTOUT
PD4		1	ı	1		FMC_NOE	1	1	EVENTOUT
PD5			ı	1		FMC_NWE			EVENTOUT
PD6			-	1	-	FMC_NWAIT	SAI1_SD_A	-	EVENTOUT
PD7			ı	,		FMC_NE1	1	ı	EVENTOUT
PD8		ı	1	1	LCD_SEG28	FMC_D13	1	1	EVENTOUT
РД9			ı	1	LCD_SEG29	FMC_D14	SAIZ_MCLK_ A	1	EVENTOUT
PD10		1	TSC_G6_101	1	LCD_SEG30	FMC_D15	SAIZ_SCK_A		EVENTOUT
PD11		1	TSC_G6_102	1	LCD_SEG31	FMC_A16	SAIZ_SD_A	LPTIM2_ETR	EVENTOUT
PD12		ı	TSC_G6_103	1	LCD_SEG32	FMC_A17	SAI2_FS_A	LPTIM2_IN1	EVENTOUT
PD13		ı	TSC_G6_104	ı	LCD_SEG33	FMC_A18	1	LPTIM2_OUT	EVENTOUT
PD14		-	-	-	LCD_SEG34	FMC_D0	-	-	EVENTOUT
PD15		-	1	-	LCD_SEG35	FMC_D1	-	-	EVENTOUT



Table 18. Alternate function AF8 to AF15 (for AF0 to AF7 see Table 17) (continued)

			able 18. Altern	ate tunction AF8 to	AF15 (tor AF	lable 18. Alternate function AF8 to AF15 (for AF0 to AF7 see Table 17) (continued)	77) (continued	_	
		AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
ũ.	Port	UART4, UART5, LPUART1	CAN1, TSC	OTG_FS, QUADSPI	ГСБ	SDMMC1, COMP1, COMP2, FMC, SWPMI1	SAI1, SAI2	TIM2, TIM15, TIM16, TIM17, LPTIM2	EVENTOUT
	DE0	ı	ı	ı	LCD_SEG36	FMC_NBL0		TIM16_CH1	EVENTOUT
	PE1	ı	1	1	LCD_SEG37	FMC_NBL1	1	TIM17_CH1	EVENTOUT
	PE2	ı	TSC_G7_I01	1	LCD_SEG38	FMC_A23	SAI1_MCLK_ A	ı	EVENTOUT
	PE3	ı	TSC_G7_102	ı	LCD_SEG39	FMC_A19	SAI1_SD_B	ı	EVENTOUT
	PE4	ı	TSC_G7_103	1		FMC_A20	SAI1_FS_A	1	EVENTOUT
	PE5	ı	TSC_G7_I04	ı	1	FMC_A21	SAI1_SCK_A	1	EVENTOUT
	PE6	ı	1	ı	1	FMC_A22	SAI1_SD_A	1	EVENTOUT
T CO	PE7	ı	1	1	1	FMC_D4	SAI1_SD_B	-	EVENTOUT
	PE8	ı	ı	1	1	FMC_D5	SAI1_SCK_B	-	EVENTOUT
	PE9	ı	1	1	1	FMC_D6	SAI1_FS_B	-	EVENTOUT
	PE10	ı	TSC_G5_I01	QUADSPI_CLK	1	FMC_D7	SAI1_MCLK_ B	-	EVENTOUT
	PE11	ı	TSC_G5_102	QUADSPI_NCS	1	FMC_D8	ı	1	EVENTOUT
	PE12	ı	TSC_G5_103	QUADSPI_BK1_IO0	1	FMC_D9	ı	ı	EVENTOUT
	PE13	1	TSC_G5_104	QUADSPI_BK1_IO1	-	FMC_D10	-	-	EVENTOUT
	PE14	1	1	QUADSPI_BK1_IO2	-	FMC_D11	-	-	EVENTOUT
	PE15	ı	,	QUADSPI_BK1_IO3	-	FMC_D12		•	EVENTOUT



		–	able 18. Altern	Table 18. Alternate function AF8 to AF15 (for AF0 to AF7 see <i>Table 17</i>) (continued)	AF15 (for AF	0 to AF7 see Table	17) (continued	_	
		AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
<u> </u>	Port	UART4, UART5, LPUART1	CAN1, TSC	OTG_FS, QUADSPI	ГСБ	SDMMC1, COMP1, COMP2, FMC, SWPMI1	SAI1, SAI2	TIM2, TIM15, TIM16, TIM17, LPTIM2	EVENTOUT
	PF0	ı	•	ı		FMC_A0	-	-	EVENTOUT
	PF1	ı		ı	1	FMC_A1	1	-	EVENTOUT
	PF2	ı	ı	1		FMC_A2	1	-	EVENTOUT
	PF3	ı	ı	ı		FMC_A3	1	-	EVENTOUT
	PF4	ı		ı		FMC_A4	1	1	EVENTOUT
	PF5	ı	ı	1	1	FMC_A5	1	1	EVENTOUT
	PF6	ı	ı	ı	1	ı	SAI1_SD_B	-	EVENTOUT
Port F	PF7	ı	ı	ı		ı	SAI1_MCLK_B	ı	EVENTOUT
	PF8	ı	1	ı	ı	ı	SAI1_SCK_B	-	EVENTOUT
	PF9	ı	ı	ı	ı	ı	SAI1_FS_B	TIM15_CH1	EVENTOUT
	PF10	ı	ı	ı	1	ı	1	TIM15_CH2	EVENTOUT
	PF11	1	ı	ı		ı	1	-	EVENTOUT
	PF12	ı	ı	1	1	FMC_A6	1	1	EVENTOUT
	PF13	1		ı	1	FMC_A7	1	-	EVENTOUT
	PF14	1	TSC_G8_101	1	•	FMC_A8	-	-	EVENTOUT
	PF15	ı	TSC_G8_102	1		FMC_A9	1	-	EVENTOUT



Table 18. Alternate function AF8 to AF15 (for AF0 to AF7 see Table 17) (continued)

		able 10. Aiteill	Table 10: Alternate function At 10 (10) At 1	20101		, (COIII 100 C		7.4
AF8		AF9	AF10	AF11	AF12	AF13	AF14	AF15
UART4, UART5, LPUART1		CAN1, TSC	OTG_FS, QUADSPI	ГСР	SDMMC1, COMP1, COMP2, FMC, SWPMI1	SAI1, SAI2	TIM2, TIM15, TIM16, TIM17, LPTIM2	EVENTOUT
,	1	TSC_G8_103	ı		FMC_A10	-	-	EVENTOUT
ı		TSC_G8_104	ı	1	FMC_A11	1	1	EVENTOUT
,	1		ı		FMC_A12	SAIZ_SCK_B		EVENTOUT
,		,	ı	ı	FMC_A13	SAI2_FS_B	1	EVENTOUT
1		ı	1	1	FMC_A14	SAI2_MCLK_ B	ı	EVENTOUT
LPUART1_ CTS	1	1	1	1	FMC_A15	SAIZ_SD_B	ı	EVENTOUT
LPUART1_ RTS_DE		1	1	,	1	1	ı	EVENTOUT
LPUART1_TX	×	,	1		FMC_INT		1	EVENTOUT
LPUART1_ RX		ı	1	1	-	1	-	EVENTOUT
1		ı	ı	1	FMC_NCE/ FMC_NE2	SAI2_SCK_A	TIM15_CH1N	EVENTOUT
PG10 -		ı	ı	1	FMC_NE3	SAI2_FS_A	TIM15_CH1	EVENTOUT
ı		1	1	,	1	SAIZ_MCLK_ A	TIM15_CH2	EVENTOUT
PG12 -			1	1	FMC_NE4	SAIZ_SD_A		EVENTOUT
PG13 -		1	1	1	FMC_A24	-	-	EVENTOUT
PG14 -		-	1	-	FMC_A25	-	-	EVENTOUT
PG15 -		-	1			-	-	EVENTOUT



EVENTOUT EVENTOUT EVENTOUT **AF15** TIM2, TIM15, TIM16, TIM17, LPTIM2 **AF14** Table 18. Alternate function AF8 to AF15 (for AF0 to AF7 see Table 17) (continued) SAI1, SAI2 **AF13** SDMMC1, COMP1, COMP2, FMC, SWPMI1 **AF12 AF11** CD OTG_FS, QUADSPI **AF10** CAN1, TSC UART4, UART5, LPUART1 AF8 絽 PH1 Port Port H

STM32L486xx Memory mapping

5 Memory mapping

0xFFFF FFFF 0xBFFF FFFF Reserved Cortex™-M4 0xA000 1400 with FPU 7 **QUADSPI** registers Internal 0xA000 1000 Peripherals FMC registers 0xA000 0000 0xE000 0000 0x5FFF FFFF Reserved 6 0x5006 0C00 AHB2 0x4800 0000 0xC000 0000 Reserved 0x4002 4400 AHB1 FMC and 5 QUADSPI 0x4002 0000 Reserved registers 0x4001 6400 APB2 0xA000 0000 0x4001 0000 QUADSPI Flash Reserved bank 0x4000 9800 4 0x9000 0000 APB1 0x4000 0000 FMC bank 3 0x1FFF FFFF 0x8000 0000 Reserved 0x1FFF F810 Option Bytes FMC bank 1 & 3 0x1FFF F800 bank 2 Reserved 0x1FFF F000 System memory 0x6000 0000 0x1FFF 8000 Reserved 0x1FFF 7810 Options Bytes 2 0x1FFF 7800 Reserved 0x1FFF 7400 Peripherals OTP area 0x4000 0000 0x1FFF 7000 System memory 1 0x1FFF 0000 Reserved 0x1000 8000 SRAM1 SRAM2 0x2000 0000 0x1000 0000 Reserved 0 0x0810 0000 CODE Flash memory 0x0800 0000 Reserved 0x0000 0000 0x0010 0000 Flash, system memory or SRAM, depending on BOOT configuration 0x0000 0000 Reserved MS34100V3

Figure 13. STM32L486xx memory map



DocID025977 Rev 6

Memory mapping STM32L486xx

Table 19. STM32L486xx memory map and peripheral register boundary addresses⁽¹⁾

Bus	Boundary address	Size (bytes)	Peripheral
AHB3	0xA000 1000 - 0xA000 13FF	1 KB	QUADSPI
ALIBS	0xA000 0000 - 0xA000 0FFF	4 KB	FMC
	0x5006 0800 - 0x5006 0BFF	1 KB	RNG
	0x5006 0400 - 0x5006 07FF	1 KB	Reserved
	0x5006 0000 - 0x5006 03FF	1 KB	AES
	0x5004 0400 - 0x5005 FFFF	127 KB	Reserved
	0x5004 0000 - 0x5004 03FF	1 KB	ADC
	0x5000 0000 - 0x5003 FFFF	16 KB	OTG_FS
	0x4800 2000 - 0x4FFF FFFF	~127 MB	Reserved
AHB2	0x4800 1C00 - 0x4800 1FFF	1 KB	GPIOH
	0x4800 1800 - 0x4800 1BFF	1 KB	GPIOG
	0x4800 1400 - 0x4800 17FF	1 KB	GPIOF
	0x4800 1000 - 0x4800 13FF	1 KB	GPIOE
	0x4800 0C00 - 0x4800 0FFF	1 KB	GPIOD
	0x4800 0800 - 0x4800 0BFF	1 KB	GPIOC
	0x4800 0400 - 0x4800 07FF	1 KB	GPIOB
	0x4800 0000 - 0x4800 03FF	1 KB	GPIOA
-	0x4002 4400 - 0x47FF FFFF	~127 MB	Reserved
	0x4002 4000 - 0x4002 43FF	1 KB	TSC
AHB1	0x4002 3400 - 0x4002 3FFF	1 KB	Reserved
	0x4002 3000 - 0x4002 33FF	1 KB	CRC
	0x4002 2400 - 0x4002 2FFF	3 KB	Reserved
	0x4002 2000 - 0x4002 23FF	1 KB	FLASH registers
	0x4002 1400 - 0x4002 1FFF	3 KB	Reserved
	0x4002 1000 - 0x4002 13FF	1 KB	RCC
	0x4002 0800 - 0x4002 0FFF	2 KB	Reserved
	0x4002 0400 - 0x4002 07FF	1 KB	DMA2
	0x4002 0000 - 0x4002 03FF	1 KB	DMA1

STM32L486xx Memory mapping

Table 19. STM32L486xx memory map and peripheral register boundary addresses⁽¹⁾ (continued)

Bus	Boundary address	Size (bytes)	Peripheral
	0x4001 6400 - 0x4001 FFFF	39 KB	Reserved
	0x4001 6000 - 0x4000 63FF	1 KB	DFSDM1
	0x4001 5C00 - 0x4000 5FFF	1 KB	Reserved
APB2	0x4001 5800 - 0x4000 5BFF	1 KB	SAI2
	0x4001 5400 - 0x4000 57FF	1 KB	SAI1
	0x4001 4C00 - 0x4000 53FF	2 KB	Reserved
	0x4001 4800 - 0x4001 4BFF	1 KB	TIM17
	0x4001 4400 - 0x4001 47FF	1 KB	TIM16
	0x4001 4000 - 0x4001 43FF	1 KB	TIM15
	0x4001 3C00 - 0x4001 3FFF	1 KB	Reserved
	0x4001 3800 - 0x4001 3BFF	1 KB	USART1
	0x4001 3400 - 0x4001 37FF	1 KB	TIM8
	0x4001 3000 - 0x4001 33FF	1 KB	SPI1
	0x4001 2C00 - 0x4001 2FFF	1 KB	TIM1
APB2	0x4001 2800 - 0x4001 2BFF	1 KB	SDMMC1
	0x4001 2000 - 0x4001 27FF	2 KB	Reserved
	0x4001 1C00 - 0x4001 1FFF	1 KB	FIREWALL
	0x4001 0800- 0x4001 1BFF	5 KB	Reserved
	0x4001 0400 - 0x4001 07FF	1 KB	EXTI
	0x4001 0200 - 0x4001 03FF		COMP
	0x4001 0030 - 0x4001 01FF	1 KB	VREFBUF
	0x4001 0000 - 0x4001 002F		SYSCFG

STM32L486xx **Memory mapping**

Table 19. STM32L486xx memory map and peripheral register boundary addresses⁽¹⁾ (continued)

Bus	Boundary address	Size (bytes)	Peripheral
	0x4000 9800 - 0x4000 FFFF	26 KB	Reserved
	0x4000 9400 - 0x4000 97FF	1 KB	LPTIM2
	0x4000 8C00 - 0x4000 93FF	2 KB	Reserved
	0x4000 8800 - 0x4000 8BFF	1 KB	SWPMI1
	0x4000 8400 - 0x4000 87FF	1 KB	Reserved
	0x4000 8000 - 0x4000 83FF	1 KB	LPUART1
	0x4000 7C00 - 0x4000 7FFF	1 KB	LPTIM1
	0x4000 7800 - 0x4000 7BFF	1 KB	OPAMP
APB1	0x4000 7400 - 0x4000 77FF	1 KB	DAC
APDI	0x4000 7000 - 0x4000 73FF	1 KB	PWR
	0x4000 6800 - 0x4000 6FFF	1 KB	Reserved
	0x4000 6400 - 0x4000 67FF	1 KB	CAN1
	0x4000 6000 - 0x4000 63FF	1 KB	Reserved
	0x4000 5C00- 0x4000 5FFF	1 KB	I2C3
	0x4000 5800 - 0x4000 5BFF	1 KB	I2C2
	0x4000 5400 - 0x4000 57FF	1 KB	I2C1
	0x4000 5000 - 0x4000 53FF	1 KB	UART5
	0x4000 4C00 - 0x4000 4FFF	1 KB	UART4

104/258 DocID025977 Rev 6

Downloaded from Arrow.com.

STM32L486xx Memory mapping

Table 19. STM32L486xx memory map and peripheral register boundary addresses⁽¹⁾ (continued)

Bus	Boundary address	Size (bytes)	Peripheral
	0x4000 4800 - 0x4000 4BFF	1 KB	USART3
	0x4000 4400 - 0x4000 47FF	1 KB	USART2
	0x4000 4000 - 0x4000 43FF	1 KB	Reserved
	0x4000 3C00 - 0x4000 3FFF	1 KB	SPI3
	0x4000 3800 - 0x4000 3BFF	1 KB	SPI2
	0x4000 3400 - 0x4000 37FF	1 KB	Reserved
	0x4000 3000 - 0x4000 33FF	1 KB	IWDG
	0x4000 2C00 - 0x4000 2FFF	1 KB	WWDG
APB1	0x4000 2800 - 0x4000 2BFF	1 KB	RTC
	0x4000 2400 - 0x4000 27FF	1 KB	LCD
	0x4000 1800 - 0x4000 23FF	3 KB	Reserved
	0x4000 1400 - 0x4000 17FF	1 KB	TIM7
	0x4000 1000 - 0x4000 13FF	1 KB	TIM6
	0x4000 0C00- 0x4000 0FFF	1 KB	TIM5
	0x4000 0800 - 0x4000 0BFF	1 KB	TIM4
	0x4000 0400 - 0x4000 07FF	1 KB	TIM3
	0x4000 0000 - 0x4000 03FF	1 KB	TIM2

^{1.} The gray color is used for reserved boundary addresses.

Electrical characteristics STM32L486xx

6 Electrical characteristics

6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

6.1.1 Minimum and maximum values

Unless otherwise specified, the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\sigma$).

6.1.2 Typical values

Unless otherwise specified, typical data are based on $T_A = 25$ °C, $V_{DD} = V_{DDA} = 3$ V. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\sigma$).

6.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 14.

6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 15*.



6.1.6 Power supply scheme




Figure 16. Power supply scheme

Caution:

Each power supply pair (V_{DD}/V_{SS} , V_{DDA}/V_{SSA} etc.) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or




DocID025977 Rev 6

below, the appropriate pins on the underside of the PCB to ensure the good functionality of the device.



6.1.7 Current consumption measurement

Figure 17. Current consumption measurement scheme with and without external SMPS power supply



6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 20: Voltage characteristics*, *Table 21: Current characteristics* and *Table 22: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. Device mission profile (application conditions) is compliant with JEDEC JESD47 qualification standard, extended mission profiles are available on demand.

Table 20. Voltage characteristics⁽¹⁾

Symbol	Ratings		Min	Max	Unit
V _{DDX} - V _{SS}	External main supply voltage (in V _{DD} , V _{DDA} , V _{DDIO2} , V _{DDUSB} , V _L		-0.3	4.0	V
V V	External SMPS supply voltage	Range 1	-0.3	1.32	V
$V_{\rm DD12}$ - $V_{\rm SS}$	External SWFS supply voltage	Range 2	-0.3	1.02	
	Input voltage on FT_xxx pins		V _{SS} -0.3	$\begin{array}{c} \text{min (V}_{\text{DD}}, \text{V}_{\text{DDA}}, \text{V}_{\text{DDIO2}}, \text{V}_{\text{DDUSB}}, \\ \text{V}_{\text{LCD}}) + 4.0^{(3)(4)} \end{array}$	
V _{IN} ⁽²⁾	Input voltage on TT_xx pins		V _{SS} -0.3	4.0	V
	Input voltage on BOOT0 pin		V _{SS}	9.0	
	Input voltage on any other pins		V _{SS} -0.3	4.0	



DocID025977 Rev 6

Table 20. Voltage	characteristics ⁽¹⁾	(continued)
-------------------	--------------------------------	-------------

Symbol	Ratings	Min	Max	Unit
$ \Delta V_{DDx} $	Variations between different V _{DDX} power pins of the same domain	-	50	mV
V _{SSx} -V _{SS}	Variations between all the different ground pins ⁽⁵⁾	-	50	mV

- All main power (V_{DD}, V_{DDA}, V_{DDIO2}, V_{DDUSB}, V_{LCD}, V_{BAT}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.
- 2. V_{IN} maximum must always be respected. Refer to *Table 21: Current characteristics* for the maximum allowed injected current values.
- 3. This formula has to be applied only on the power supplies related to the IO structure described in the pin definition table.
- 4. To sustain a voltage higher than 4 V the internal pull-up/pull-down resistors must be disabled.
- 5. Include VREF- pin.

Table 21. Current characteristics

Symbol	Ratings	Max	Unit
∑IV _{DD}	Total current into sum of all V _{DD} power lines (source) ⁽¹⁾⁽²⁾	150	
ΣIV _{SS}	Total current out of sum of all V _{SS} ground lines (sink) ⁽¹⁾	150	
IV _{DD(PIN)}	Maximum current into each V _{DD} power pin (source) ⁽¹⁾⁽²⁾	100	
IV _{SS(PIN)}	Maximum current out of each V _{SS} ground pin (sink) ⁽¹⁾	100	
	Output current sunk by any I/O and control pin except FT_f	20	
I _{IO(PIN)}	Output current sunk by any FT_f pin	20	
	Output current sourced by any I/O and control pin	20	mA
~ I	Total output current sunk by sum of all I/Os and control pins ⁽³⁾	100	
$\Sigma I_{IO(PIN)}$	Total output current sourced by sum of all I/Os and control pins ⁽³⁾	100	
I _{INJ(PIN)} ⁽⁴⁾	Injected current on FT_xxx, TT_xx, RST and B pins, except PA4, PA5	-5/+0 ⁽⁵⁾	
- ()	Injected current on PA4, PA5	-5/0	
$\Sigma I_{INJ(PIN)} $	Total injected current (sum of all I/Os and control pins) ⁽⁶⁾	25	

- All main power (V_{DD}, V_{DDA}, V_{DDIO2}, V_{DDUSB}, V_{LCD}, V_{BAT}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supplies, in the permitted range.
- 2. Valid also for V_{DD12} on SMPS packages.
- This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count QFP packages.
- Positive injection (when V_{IN} > V_{DDIOx}) is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.
- A negative injection is induced by V_{IN} < V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer also to *Table 20: Voltage characteristics* for the minimum allowed input voltage values.
- When several inputs are submitted to a current injection, the maximum ∑|I_{INJ(PIN)}| is the absolute sum of the negative injected currents (instantaneous values).

577

STM32L486xx

Table 22. Thermal characteristics

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	-65 to +150	°C
T_J	Maximum junction temperature	150	°C



6.3 Operating conditions

6.3.1 General operating conditions

Table 23. General operating conditions

Symbol	Parameter	С	onditions	Min	Max	Unit
f _{HCLK}	Internal AHB clock frequency		-	0	80	
f _{PCLK1}	Internal APB1 clock frequency		-	0	80	MHz
f _{PCLK2}	Internal APB2 clock frequency		-	0	80	
V_{DD}	Standard operating voltage		-	1.71	3.6	V
\/	Chandard an arching valtage	Full frequency	range	1.08	4.22	
V_{DD12}	Standard operating voltage	Up to 26 MHz		1.05	1.32	V
\/	DOIAE OLUMBIA CONTRACTOR	At least one I/	O in PG[15:2] used	1.08	3.6	V
V_{DDIO2}	PG[15:2] I/Os supply voltage	PG[15:2] not a	used	0	3.6	7
		ADC or COM	o used	1.62		
		DAC or OPAN	1P used	1.8		
V_{DDA}	Analog supply voltage	VREFBUF us	ed	2.4	3.6	V
		ADC, DAC, O VREFBUF no	PAMP, COMP, t used	0		
V_{BAT}	Backup operating voltage		-	1.55	3.6	V
\/	LICD complete selfore	USB used		3.0	3.6	
V _{DDUSB}	USB supply voltage	USB not used		0	3.6	\ \
		TT_xx I/O		-0.3	V _{DDIOx} +0.3	
		воото		0	9	
V _{IN}	I/O input voltage	All I/O except	BOOT0 and TT_xx	-0.3	$\begin{array}{c} \text{MIN(MIN(V_{DD}, V_{DDA}, \\ V_{DDIO2}, V_{DDUSB}, \\ V_{LCD})+3.6 \text{ V,} \\ 5.5 \text{ V)}^{(2)(3)} \end{array}$	V
		LQFP144	-	-	625	
	Power dissipation at	LQFP100	-	-	476	
P_{D}	T _A = 85 °C for suffix 6 or	LQFP64	-	-	444	mW
	$T_A = 105 ^{\circ}\text{C}$ for suffix $7^{(4)}$	UFBGA132	-	-	363	
		WLCSP72	-	-	434	
		LQFP144	-	-	156	
		LQFP100	-	-	119	1
P_{D}	Power dissipation at T _A = 125 °C for suffix 3 ⁽⁴⁾	LQFP64	-	-	111	mW
		UFBGA132	-	-	90	1
		WLCSP72	-	-	108	-



Symbol Parameter Conditions Min Max Unit Maximum power dissipation -40 85 Ambient temperature for the suffix 6 version Low-power dissipation⁽⁵⁾ -40 105 Maximum power dissipation -40 105 Ambient temperature for the TΑ °C suffix 7 version Low-power dissipation⁽⁵⁾ -40 125 Maximum power dissipation -40 125 Ambient temperature for the suffix 3 version Low-power dissipation⁽⁵⁾ -40 130 Suffix 6 version -40 105 ТJ 125 °C Junction temperature range Suffix 7 version -40 130 -40 Suffix 3 version

Table 23. General operating conditions (continued)

6.3.2 Operating conditions at power-up / power-down

The parameters given in *Table 24* are derived from tests performed under the ambient temperature condition summarized in *Table 23*.

Table 24. Operating conditions at power-up / power-down⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit	
+	V _{DD} rise time rate		0	8	μs/V	
t _{VDD}	V _{DD} fall time rate	-	10	∞	μ5/ ν	
+	V _{DDA} rise time rate		0	∞	μs/V	
t_{VDDA}	V _{DDA} fall time rate	-	10	∞	μ5/ ν	
+	V _{DDUSB} rise time rate		0	∞	μοΛ/	
t _{VDDUSB}	V _{DDUSB} fall time rate	-	10	∞	μs/V	
+	V _{DDIO2} rise time rate		0	∞	μs/V	
t _{VDDIO2}	V _{DDIO2} fall time rate	-	10	8	μ3/ V	

^{1.} At power-up, the V_{DD12} voltage should not be forced externally.

6.3.3 Embedded reset and power control block characteristics

The parameters given in *Table 25* are derived from tests performed under the ambient temperature conditions summarized in *Table 23: General operating conditions*.



DocID025977 Rev 6

^{1.} When RESET is released functionality is guaranteed down to V_{BOR0} Min.

^{2.} This formula has to be applied only on the power supplies related to the IO structure described by the pin definition table. Maximum I/O input voltage is the smallest value between MIN(V_{DD} , V_{DDA} , V_{DDIO2} , V_{DDUSB} , V_{LCD})+3.6 V and 5.5V.

^{3.} For operation with voltage higher than Min (V_{DD} , V_{DDA} , V_{DDIO2} , V_{DDUSB} , V_{LCD}) +0.3 V, the internal Pull-up and Pull-Down resistors must be disabled.

^{4.} If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_{Jmax} (see Section 7.6: Thermal characteristics).

In low-power dissipation state, T_A can be extended to this range as long as T_J does not exceed T_{Jmax} (see Section 7.6: Thermal characteristics).

Table 25. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions ⁽¹⁾	Min	Тур	Max	Unit
t _{RSTTEMPO} ⁽²⁾	Reset temporization after BOR0 is detected	V _{DD} rising	-	250	400	μs
V (2)	Drewn and react three hold O	Rising edge	1.62	1.66	1.7	V
V _{BOR0} ⁽²⁾	Brown-out reset threshold 0	Falling edge	1.6	1.64	1.69	V
	Drewn and react three hold 4	Rising edge	2.06	2.1	2.14	\/
V _{BOR1}	Brown-out reset threshold 1	Falling edge	1.96	2	2.04	V
	Drown out road throshold 2	Rising edge	2.26	2.31	2.35	V
V _{BOR2}	Brown-out reset threshold 2	Falling edge	2.16	2.20	2.24	V
	Drewn and react three hold 2	Rising edge	2.56	2.61	2.66	V
V _{BOR3}	Brown-out reset threshold 3	Falling edge	2.47	2.52	2.57	V
	Description and the second of A	Rising edge	2.85	2.90	2.95	
V_{BOR4}	Brown-out reset threshold 4	Falling edge	2.76	2.81	2.86	V
	Programmable voltage	Rising edge	2.1	2.15	2.19	
V_{PVD0}	detector threshold 0	Falling edge	2	2.05	2.1	V
	D) /D //	Rising edge	2.26	2.31	2.36	
V _{PVD1}	PVD threshold 1	Falling edge	2.15	2.20	2.25	V
.,	D) /D //	Rising edge	2.41	2.46	2.51	.,
V _{PVD2}	PVD threshold 2	Falling edge	2.31	2.36	2.41	V
	D) /D // - 0	Rising edge	2.56	2.61	2.66	
V _{PVD3}	PVD threshold 3	Falling edge	2.47	2.52	2.57	V
V	DVD throughold 4	Rising edge	2.69	2.74	2.79	\/
V_{PVD4}	PVD threshold 4	Falling edge	2.59	2.64	2.69	V
M	DVD there also Id. F	Rising edge	2.85	2.91	2.96	
V _{PVD5}	PVD threshold 5	Falling edge	2.75	2.81	2.86	V
.,	D) /D //	Rising edge	2.92	2.98	3.04	.,
V _{PVD6}	PVD threshold 6	Falling edge	2.84	2.90	2.96	V
V _{hyst BORH0}	Hysteresis voltage of BORH0	Hysteresis in continuous mode	-	20	-	mV
.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		Hysteresis in other mode	-	30	-	
V _{hyst_BOR_PVD}	Hysteresis voltage of BORH (except BORH0) and PVD	-	-	100	-	mV
I _{DD} (BOR_PVD) ⁽²⁾	${\sf BOR}^{(3)}$ (except BOR0) and PVD consumption from ${\sf V}_{\sf DD}$	-	-	1.1	1.6	μΑ
V _{PVM1}	V _{DDUSB} peripheral voltage monitoring	-	1.18	1.22	1.26	V



Table 25. Embedded reset and power control block characteristics (continued)

Symbol	Parameter	Conditions ⁽¹⁾	Min	Тур	Max	Unit		
V _{PVM2}	V _{DDIO2} peripheral voltage monitoring	-	0.92	0.96	1	V		
V	V _{DDA} peripheral voltage	Rising edge	1.61	1.65	1.69	V		
V _{PVM3}	monitoring	Falling edge	1.6	1.64	1.68	V		
V	V _{DDA} peripheral voltage	Rising edge	1.78	1.82	1.86	V		
V _{PVM4}	monitoring	Falling edge	1.77	1.81	1.85	, v		
V _{hyst_PVM3}	PVM3 hysteresis	-	-	10	-	mV		
V _{hyst_PVM4}	PVM4 hysteresis	-	-	10	-	mV		
I _{DD} (PVM1/PVM2)	PVM1 and PVM2 consumption from V _{DD}	-	-	0.2	-	μΑ		
I _{DD} (PVM3/PVM4)	PVM3 and PVM4 consumption from V _{DD}	-	-	2	-	μΑ		

^{1.} Continuous mode means Run/Sleep modes, or temperature sensor enable in Low-power run/Low-power sleep modes.

^{2.} Guaranteed by design.

^{3.} BOR0 is enabled in all modes (except shutdown) and its consumption is therefore included in the supply current characteristics tables.

6.3.4 Embedded voltage reference

The parameters given in *Table 26* are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 23: General operating conditions*.


Table 26. Embedded internal voltage reference

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{REFINT}	Internal reference voltage	-40 °C < T _A < +130 °C	1.182	1.212	1.232	V
t _{S_vrefint} (1)	ADC sampling time when reading the internal reference voltage	-	4 ⁽²⁾	-	-	μs
t _{start_vrefint}	Start time of reference voltage buffer when ADC is enable	-	-	8	12 ⁽²⁾	μs
I _{DD} (V _{REFINTBUF})	V _{REFINT} buffer consumption from V _{DD} when converted by ADC	-	-	12.5	20 ⁽²⁾	μΑ
ΔV_{REFINT}	Internal reference voltage spread over the temperature range	V _{DD} = 3 V	-	5	7.5 ⁽²⁾	mV
T _{Coeff}	Average temperature coefficient	-40°C < T _A < +130°C	-	30	50 ⁽²⁾	ppm/°C
A _{Coeff}	Long term stability	1000 hours, T = 25°C	-	300	1000 ⁽²⁾	ppm
V_{DDCoeff}	Average voltage coefficient	3.0 V < V _{DD} < 3.6 V	-	250	1200 ⁽²⁾	ppm/V
V _{REFINT_DIV1}	1/4 reference voltage		24	25	26	0.4
V _{REFINT_DIV2}	1/2 reference voltage	-	49	50	51	% V _{REFINT}
V _{REFINT_DIV3}	3/4 reference voltage		74	75	76	IXLI IINI

^{1.} The shortest sampling time can be determined in the application by multiple iterations.



^{2.} Guaranteed by design.



6.3.5 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 17: Current consumption* measurement scheme with and without external SMPS power supply.

The I_{DD_ALL} parameters given in *Table 27* to *Table 49* represent the total MCU consumption including the current supplying V_{DD} , V_{DD12} , V_{DD102} , V_{DDA} , V_{LCD} , V_{DDUSB} and V_{BAT} .

Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in analog input mode
- · All peripherals are disabled except when explicitly mentioned
- The Flash memory access time is adjusted with the minimum wait states number, depending on the f_{HCLK} frequency (refer to the table "Number of wait states according to CPU clock (HCLK) frequency" available in the RM0351 reference manual).
- When the peripherals are enabled f_{PCLK} = f_{HCLK}

The parameters given in *Table 27* to *Table 50* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 23: General operating conditions*.

Table 27. Current consumption in Run and Low-power run modes, code with data processing

	:	Unit		26 MHz 2.88 2.93 3.05 3.23 3.58 3.20 3.37 3.51 3.93 16 MHz 1.83 1.87 1.98 2.16 2.49 2.01 2.16 2.30 2.72 8 MHz 0.98 1.02 1.12 1.29 1.62 1.10 1.17 1.31 1.73 1 MHz 0.55 0.59 0.69 0.85 1.18 0.61 0.70 0.89 1.24 1.00 kHz 0.23 0.26 0.36 0.53 0.85 0.37 0.46 0.64 0.98 1.24 1.00 kHz 0.14 0.17 0.27 0.43 0.75 0.17 0.21 0.38 0.74 80 MHz 10.2 10.3 10.5 10.7 11.1 11.22 11.8 12.1 12.5 12 MHz 8.25 8.32 8.46 8.68 9.09 9.08 9.08 9.0 9.08 9.0 10.3 10.3 12 MHz 6.28 6.35 6.5 6.72 7.11 6.91 7.3 7.6 8.0 22 MHz 4.30 4.44 4.65 5.04 4.66 4.97 5.26 5.67 24 MHz 3.21 3.27 3.4 3.61 3.98 3.53 3.76 4.05 4.05 4.46														<	ξ	
•		125 °C	4.76	3.34	2.56	1.95	1.71	1.57	1.44	13.3	12.2	11.1		6.51	5.30	3.99	1704	1572	1505	1456
		105 °C	3.93	2.72	1.73	1.24	0.98	98.0	0.74	12.5	11.4	10.3	8.0	2.67	4.46	3.16	954	822	755	902
	MAX ⁽¹⁾	85 °C	3.51	2.30	1.31	0.89	0.64	0.50	0.38	12.1	11.0		9.7	5.26	4.05	2.95	579	457	380	331
	°C 25 °C	3.37	2.16	1.17	0.70	0.46	0.33	0.21	11.8	10.7	9.6	2.7	4.97	3.76	2.66	393	265	180	138	
FF)			3.20	2.01	1.10	0.61	0.37	0.27	0.17	11.22	10.16	9.08	6.91	4.66		2.41	330	195	110	75
tetch O		125 °C	3.58	2.49	1.62	1.18	96.0	0.85	0.75	11.1	10.1	60'6	7.11	5.04	3.98	2.94	928	835	85/	723
ON Pre		105 °C	3.23	2.16	1.29	0.85	0.64	0.53	0.43	10.7	69.6	89.8	6.72	4.65	3.61	2.56	592	473	396	360
(Cache	ТУР	85 °C	3.05 1.98 1.12 0.69 0.47 0.36				0.27	10.5	9.47	8.46		4.44	3.4	2.36	413	293	217	182		
nable		25°C	2.93	1.87	1.02	0.59	0.37	0.26	0.17	10.3	9.31	8.32	6.35	4.30	3.27	2.24	303	184	108	73
, ART e		25 °C	2.88	1.83	96.0	0.55	0.34	0.23	0.14	10.2	9.24	8.25	6.28	4.24	3.21	2.19	272	154	82	42
running from Flash, ART enable (Cache ON Prefetch OFF)		fнсLK	26 MHz	16 MHz	8 MHz	4 MHz	2 MHz	1 MHz	100 KHz	80 MHz	72 MHz	64 MHz	48 MHz	32 MHz	24 MHz	16 MHz	2 MHz	1 MHz	400 kHz	100 kHz
ıning tro	ions	Voltage scaling				Range 2							Range 1						<u>le</u>	
ını	Conditions			Supply current in RL ON above 48 MHz all peripherals disable Ran														f _{HCLK} = f _{MSI}	all peripherals disabl	
	,	Parameter															y agi. O	Supply current in	Low-power	
		Symbol		IDD_ALL (Run)														PD ALL	(LPRun)	

1. Guaranteed by characterization results, unless otherwise specified.

47/

DocID025977 Rev 6

Table 28. Current consumption in Run modes, code with data processing running from Flash, ART enable (Cache ON Prefetch OFF) and power supplied by external SMPS (V_{DD12} = 1.10 V)

Conditions(1) Conditions(1) - f _{HCLK} - 105°C - 1														
		125 °C	3.99	3.63	3.27	2.56	1.81	1.43	1.06	0.70	0.51	0.41	0.37	0.32
		105°C	3.85	3.48	3.12	2.42	1.67	1.30	0.92	0.56	0.37	0.28	0.23	0.19
	TYP	S5 °C	3.77	3.40	3.04	2.34	1.60	1.22	0.85	0.48	0:30	0.20	0.16	0.12
		ე. 99	3.70	3.35	2.99	2.28	1.55	1.18	0.81	0.44	0.25	0.16	0.11	0.07
		25 °C	3.67	3.32	2.97	2.26	1.52	1.15	0.79	0.42	0.24	0.15	0.10	90.0
		fнсLK	80 MHz	72 MHz	64 MHz	48 MHz	32 MHz	24 MHz	16 MHz	8 MHz	4 MHz	2 MHz	1 MHz	100 kHz
(* DD12 - 1.10 *)	Conditions ⁽¹⁾							H _{HCLK} = f _{HSE} up to 48MHz included, bypass mod	PLL ON above 48 MHz all peripherals disable					
	Deremoter	רמומוופופו	in Run											
Symbol IDD_ALL(Run)														

All values are obtained by calculation based on measurements done without SMPS and using following parameters: SMPS input = 3.3 V, SMPS efficiency = 85%, $V_{DD12} = 1.10 \text{ V}$

Table 29. Current consumption in Run and Low-power run modes, code with data processing running from Flash. ART disable

		Unit							8	<u> </u>								=	<u> </u>	
		125 °C	4.88	3.78	2.68	2.21	1.88	1.61	1.44	13.10	11.69	11.79	10.36	7.94	6.19	4.97	1819	1637	1527	1472
		105°C	4.26	3.16	2.06	1.38	1.09	06'0	0.74	12.26	11.06	10.95	9.52	7.10	5.56	4.13	1069	288	222	711
	MAX ⁽¹⁾	၁့	3.84	2.74	1.64	1.06	0.73	29.0	0.40	11.64	10.65	10.54	8.90	69.9	5.15	3.72	694	512	402	347
		22 °C	3.70	2.60	1.50	0.88	0.55	98.0	0.22	11.35	10.36	10.25	8.76	6.40	4.86	3.43	501	312	202	147
		25 °C	3.47	2.46	1.40	62.0	0.46	08.0	0.17	11.00	26.6	98.6	8.40	6.04	4.60	3.22	435	242	130	85
		125 °C	3.85	2.90	1.89	1.34	1.04	68'0	0.75	11.0	9.92	9.92	8.62	6.40	4.96	3.75	1050	088	8//	726
Sable		105 °C	3.50	2.57	1.57	1.02	0.72	0.57	0.43	10.6	9.51	9.48	8.17	5.98	4.57	3.35	683	519	414	365
	ТҮР	85 °C	3.31	2.39	1.40	0.85	0.55	0.40	0.27	10.3	9.28	9.22	7.91	5.74	4.36	3.13	503	340	235	186
Idining Iloni I lash, Arri disable		55 °C	3.19	2.28	1.29	0.75	0.45	0.30	0.17	10.1	9.13	9.04	7.72	5.57	4.22	2.99	392	230	126	77
9		25 °C	3.15	2.24	1.26	0.71	0.42	0.27	0.14	10.0	90.6	8.96	7.64	5.49	4.16	2.93	358	197	26	47
ì		fнсLK	26 MHz	16 MHz	8 MHz	4 MHz	2 MHz	1 MHz	100 kHz	80 MHz	72 MHz	64 MHz	48 MHz	32 MHz	24 MHz	16 MHz	2 MHz	1 MHz	400 kHz	100 kHz
	tions	Voltage scaling				Range 2							Range 1						Φ	
	Condi	#														f _{HCLK} = f _{MSI}	all peripherals disable			
	Parameter Supply current in Run mode												S. Jack	Supply current in	Low-power	5				
		Symbol PD_ALL (Run)													lpp ALL	(LPRun)				

1. Guaranteed by characterization results, unless otherwise specified.



DocID025977 Rev 6

Table 30. Current consumption in Run modes, code with data processing running from Flash,

	<u>*</u>	5						8	<u> </u>					
		125 °C	3.95	3.57	3.57	3.10	2.30	1.78	1.35	0.82	0.58	0.45	0.38	0.32
		105 °C	3.81	3.42	3.41	2.94	2.15	1.64	1.20	0.68	0.44	0.31	0.25	0.19
	ТУР	85 °C	3.70	3.34	3.31	2.84	2.06	1.57	1.13	09.0	0.37	0.24	0.17	0.12
(ე. 99	3.63	3.28	3.25	2.78	2.00	1.52	1.07	95.0	0.32	0.19	0.13	0.07
= 1.10		25 °C	3.59	3.26	3.22	2.75	1.97	1.50	1.05	0.54	0.31	0.18	0.12	0.06
75 (V _{DD12}		fнсLK	80 MHz	72 MHz	64 MHz	48 MHz	32 MHz	24 MHz	16 MHz	8 MHz	4 MHz	2 MHz	1 MHz	100 kHz
ARI disable and power supplied by external SMPS ($V_{\rm DD12}$ = 1.10 V)	Conditions ⁽¹⁾							f _{HCLK} = f _{HSE} up to 48MHz included, bypass mode	PLL ON above 48 MHz all peripherals disable					
AI	Deremotor	raiailetei						Supply current in Run	mode					
	Odays	oyiiio						(8.18)	'IDD_ALL(ruii)					

All values are obtained by calculation based on measurements done without SMPS and using following parameters: SMPS input = 3.3 V, SMPS efficiency = 85%, $V_{DD12} = 1.10 \text{ V}$

Table 31. Current consumption in Run and Low-power run modes, code with data processing running from SRAM1

		Unit	65 65 77 0 mA						<u> </u>	<u>{</u>										
		125 °C	4.65	3.34	2.36	1.96	1.70	1.57	1.45	13.11	11.80	10.91	8.50	6.19	5.09	4.09	1677	1560	1478	1429
		105 °C	4.02	2.72	1.73	1.23	0.98	0.86	0.74	12.07	10.76	9.87	7.67	5.56	4.26	3.25	927	810	728	629
	MAX ⁽¹⁾	85 °C	3.40	2.30	1.32	0.88	0.63	0.50	0.39	11.86	10.55	9.66	7.25	5.15	3.84	2.84	573	435	353	314
		55 °C	3.26	2.16	1.16	69.0	0.45	0.33	0.21	11.57	10.41	9.37	7.11	4.86	3.70	2.55	380	243	160	122
		25 °C	3.18	2.01 1.07 1.07 0.59 0.37 0.25 0.15					11.22	10.18	9.08	6.89	4.64	3.52	2.40	300	180	92	55	
		125 °C	3.58	 					0.75	11.1	10.1	9.08	7.11	5.03	3.99	2.94	924	608	734	702
		105 °C	3.23					0.41	10.7	9.68	8.67	6.69	4.63	3.59	2.55	562	445	374	339	
	ТУР	85 °C	3.05	3.05 1.98 1.11 0.67 0.35					0.25	10.5	9.46	8.46	6.48	4.42	3.38	2.35	384	269	197	163
		55 °C	2.94 1.87 1.00 0.57 0.36 0.25					2.94 1.87 1.00 0.57 0.36					6.33	4.28	3.25	2.22	275	162	06	56
		25 °C	2.88						0.12	9.25 9.25 8.25 6.26 4.22 3.20					2.18	242	130	61	26	
3		fнсLK	26 MHz	16 MHz	8 MHz	4 MHz	2 MHz	1 MHz	100 kHz	100 kHz 80 MHz 72 MHz 64 MHz 48 MHz 32 MHz 24 MHz 16 MHz						16 MHz	2 MHz	1 MHz	400 kHz	100 kHz
	ions	Voltage scaling				Range 2							Range 1						c	
	Conditions	•		f _{HCLK} = f _{HSE} up to 48MHz included, bypass mode PLL ON above 48 MHz all peripherals disable										fHCLK = fMSI	FLASH in power-down					
		Parameter								Run mode							S. Joseph	Supply current in		
ļ		Symbol	IDD_ALL (Run)									IDD ALL	(LPRun)							

1. Guaranteed by characterization results, unless otherwise specified.

DocID025977 Rev 6

Table 32. Current consumption in Run, code with data processing running from SRAM1 and power supplied by external SMPS (V_{DD1.2} = 1.10 V)

	<u>*</u>			25 26 26 31 31 31 37 37 37 37											
		125 °C	3.99	3.63	3.26	2.56	1.81	1.43	1.06	0.70	0.51	0.41	0.37	0.32	
		105 °C	3.85	3.48	3.12	2.40	1.66	1.29	0.92	0.55	98.0	0.27	0.22	0.18	
	ТУР	85 °C	3.77	3.40	3.04	2.33	1.59	1.22	0.84	0.48	0.29	0.20	0.15	0.11	
		25 °C	3.70	3.35	2.99	2.28	1.54	1.17	08.0	0.43	0.25	0.16	0.11	90.0	
,		25 °C	3.67	3.33	2.97	2.25	1.52	1.15	82'0	0.42	0.23	0.14	60'0	0.05	
- זותת		fнськ	80 MHz	72 MHz	64 MHz	48 MHz	32 MHz	24 MHz	16 MHz	8 MHz	4 MHz	2 MHz	1 MHz	100 kHz	
commence of the commence of th	Conditions ⁽¹⁾	•						H _{CLK} = f _{HSE} up to 48MHz included, bypass mode	_						
	Deremoter			DD_ALL(Run) Supply current in Run mode P											
	Sympo	Ogili (C		^I рр_ALL(Run)											

All values are obtained by calculation based on measurements done without SMPS and using following parameters: SMPS input = 3.3 V, SMPS efficiency = 85%, $V_{DD12} = 1.10 \text{ V}$

Table 33. Typical current consumption in Run and Low-power run modes, with different codes running from Flash, ART enable (Cache ON Prefetch OFF)

			Condition	ons	TYP	,	TYP		
Symbol	Parameter	-	Voltage scaling	Code	25 °C	Unit	25 °C	Unit	
			N	Reduced code ⁽¹⁾	2.9		111		
			2 MHz	Coremark	3.1		118		
		£ _£	Range 2 LK = 26 l	Dhrystone 2.1	3.1	mA	119	μΑ/MHz	
		f _{HCLK} = f _{HSE} up to 48 MHz	Rang f _{HCLK} = 3	Fibonacci	2.9	,	112		
I _{DD_ALL}	Supply current in	included, bypass mode PLL ON	Ę.	While(1)	2.8	,	108		
(Run)	Run mode	above 48 MHz	Z	Reduced code ⁽¹⁾	10.2		127		
		all peripherals disable	1 MHz	Coremark	10.9		136		
		disable	Range 1 f _{HCLK} = 80 ľ	Dhrystone 2.1	11.0	mA	137	μΑ/MHz	
			R. ICLK	Fibonacci	10.5		131		
			ŤŦ	While(1)	9.9		124		
				Reduced code ⁽¹⁾	272		136		
	Supply			Coremark	291	•	145		
I _{DD_ALL} (LPRun)	current in Low-power	f _{HCLK} = f _{MSI} = 2 M all peripherals dis		Dhrystone 2.1	302	μA	151	μA/MHz	
(=: : (=:)	run	·		Fibonacci	269		135		
		<u>, </u>		While(1)	269		135	l	

^{1.} Reduced code used for characterization results provided in *Table 27*, *Table 29*, *Table 31*.

Table 34. Typical current consumption in Run, with different codes running from Flash, ART enable (Cache ON Prefetch OFF) and power supplied by external SMPS $(V_{DD12}=1.10\ V)$

		Co	onditions ⁽	1)	TYP		TYP	
Symbol	Parameter	-	Voltage scaling	Code	25 °C	Unit	25 °C	Unit
			Z	Reduced code ⁽²⁾	1.25		48	
			26 MHz	Coremark	1.34		51	
		f _{HCLK} = f _{HSE} up to	= 26	Dhrystone 2.1	1.34		51	
		48 MHz included,	fHCLK = ;	Fibonacci	1.25		48	
I _{DD_ALL}	Supply current in	bypass mode PLL ON above	Ť,	While(1)	1.21	mA	46	μΑ/MHz
(Run)	Run mode	48 MHz	Z	Reduced code ⁽²⁾	3.67	ША	46	µAVIVII IZ
		all peripherals	80 MHz	Coremark	3.92		49	
		disable	l II	Dhrystone 2.1	3.95		49	
			fHCLK :	Fibonacci	3.77		47	
			1	While(1)	3.56		44	



All values are obtained by calculation based on measurements done without SMPS and using following parameters: SMPS input = 3.3 V, SMPS efficiency = 85%, V_{DD12} = 1.10 V

2. Reduced code used for characterization results provided in Table 27, Table 29, Table 31.

Table 35. Typical current consumption in Run, with different codes running from Flash, ART enable (Cache ON Prefetch OFF) and power supplied by external SMPS $(V_{DD12} = 1.05 V)$

		Co	onditions ⁽	1)	TYP		TYP	
Symbol	Parameter	-	Voltage scaling	Code	25 °C	Unit	25 °C	Unit
		$f_{HCLK} = f_{HSE}$ up to	Z	Reduced code ⁽²⁾	1.14		44	
	Supply	48 MHz included, bypass mode PLL	MHz	Coremark	1.22		47	
I _{DD_ALL} (Run)	current in	ON above	26	Dhrystone 2.1	1.22	mA	47	μΑ/MHz
(Rull)	Run mode	48 MHz	 	Fibonacci	1.14		44	
		all peripherals disable	fнсск	While(1)	1.10		42	

All values are obtained by calculation based on measurements done without SMPS and using following parameters: SMPS input = 3.3 V, SMPS efficiency = 85%, V_{DD12} = 1.05 V

Table 36. Typical current consumption in Run and Low-power run modes, with different codes running from Flash, ART disable

			Conditio	ns	TYP		TYP	
Symbol	Parameter	-	Voltage scaling	Code	25 °C	Unit	25 °C	Unit
			Ŧ	Reduced code ⁽¹⁾	3.1		119	
			inge 2 = 26 MHz	Coremark	2.9		111	
		f _{HCLK} = f _{HSE} up to	Range ∟K = 26	Dhrystone 2.1	2.8	mA	111	μA/MHz
		48 MHz included,	Ra	Fibonacci	2.7		104	
I _{DD_ALL}	Supply current in	bypass mode PLL ON above	fπ	While(1)	2.6		100	
(Run)	Run mode	48 MHz	Ŧ	Reduced code ⁽¹⁾	10.0		125	
		all peripherals	Range 1 _{LK} = 80 MHz	Coremark	9.4		117	
		disable	= 8(Dhrystone 2.1	9.1	mA	114	μA/MHz
			Ra	Fibonacci	9.0		112	
			fπ	While(1)	9.3		116	
				Reduced code ⁽¹⁾	358		179	
	Supply	f -f -0.MI		Coremark	392		196	
I _{DD_ALL} (LPRun)	current in Low-power	f _{HCLK} = f _{MSI} = 2 MI all peripherals disa		Dhrystone 2.1	390	μΑ	195	μA/MHz
(=: : :::::)	run			Fibonacci	385		192	
				While(1)	385		192	

^{1.} Reduced code used for characterization results provided in Table 27, Table 29, Table 31.

Downloaded from Arrow.com.

DocID025977 Rev 6 126/258

^{2.} Reduced code used for characterization results provided in Table 27, Table 29, Table 31.

Table 37. Typical current consumption in Run modes, with different codes running from Flash, ART disable and power supplied by external SMPS ($V_{DD12} = 1.10 \text{ V}$)

		C	onditions ⁽	1)	TYP		TYP	
Symbol	Parameter	-	Voltage scaling	Code	25 °C	Unit	25 °C	Unit
			77	Reduced code ⁽²⁾	1.34		51	
			26 MHz	Coremark	1.25	1	48	
		f _{HCLK} = f _{HSE} up to	= 26	Dhrystone 2.1	1.21	1	46	
		48 MHz included,	f _{HCLK} = 3	Fibonacci	1.16		45	
I _{DD_ALL}	Supply current in	bypass mode PLL ON above	f.	While(1)	1.12	mA	43	μΑ/MHz
(Run)	Run mode	48 MHz	77	Reduced code ⁽²⁾	3.59	ША	45	μΑνίνιι ιΖ
		all peripherals) MHz	Coremark	3.38		42	
		disable	= 80	Dhrystone 2.1	3.27		41	
			fнсск [:]	Fibonacci	3.24		40	
			f.	While(1)	3.34		42	

All values are obtained by calculation based on measurements done without SMPS and using following parameters: SMPS input = 3.3 V, SMPS efficiency = 85%, V_{DD12} = 1.10 V

Table 38. Typical current consumption in Run modes, with different codes running from Flash, ART disable and power supplied by external SMPS ($V_{DD12} = 1.05 \text{ V}$)

		C	onditions ⁽	1)	TYP	JD 12	TYP	
Symbol	Parameter	-	Voltage scaling	Code	25 °C	Unit	25 °C	Unit
		$f_{HCLK} = f_{HSE}$ up to	MHz	Reduced code ⁽²⁾	1.22		47	
	Supply	48 MHz included,		Coremark	1.14		44	
I _{DD_ALL} (Run)	current in	bypass mode PLL ON above	= 26	Dhrystone 2.1	1.10	mA	42	μΑ/MHz
(1.121.1)	Run mode	48 MHz	^f нс∟к [:]	Fibonacci	1.06		41	
		all peripherals	fно	While(1)	1.02	Í	39	

All values are obtained by calculation based on measurements done without SMPS and using following parameters: SMPS input = 3.3 V, SMPS efficiency = 85%, V_{DD12} = 1.05 V

^{2.} Reduced code used for characterization results provided in Table 27, Table 29, Table 31.

^{2.} Reduced code used for characterization results provided in Table 27, Table 29, Table 31.

Table 39. Typical current consumption in Run and Low-power run modes, with different codes running from SRAM1

			Conditio	ons	TYP		TYP	
Symbol	Parameter	-	Voltage scaling	Code	25 °C	Unit	25 °C	Unit
			HZ	Reduced code ⁽¹⁾	2.9		111	
			Range 2 _{LK} = 26 MHz	Coremark	2.9		111	
		f _{HCLK} = f _{HSE} up to	ange = 2(Dhrystone 2.1	2.9	mA	111	μA/MHz
		48 MHz included,	Ra f _{HCLK}	Fibonacci	2.6		100	
I _{DD_ALL}	Supply current in	bypass mode PLL ON above		While(1)	2.6		100	
(Run)	Run mode	48 MHz all	Range 1 _{LK} = 80 MHz	Reduced code ⁽¹⁾	10.2		127	
		peripherals		Coremark	10.4		130	
		disable	nge = 8(Dhrystone 2.1	10.3	mA	129	μΑ/MHz
			Ra fucuk	Fibonacci	9.6		120	
			f,	While(1)	9.3		116	
				Reduced code ⁽¹⁾	242		121	
	Supply	£ £ 0.MI	-	Coremark	242		121	
I _{DD_ALL} (LPRun)	current in Low-power	f _{HCLK} = f _{MSI} = 2 MH all peripherals disa		Dhrystone 2.1	242	μΑ	121	μA/MHz
(2.1.10.1)	run	a poripriorate alea	~.~	Fibonacci	225		112	
	Tun			While(1)	242		121	1

^{1.} Reduced code used for characterization results provided in *Table 27*, *Table 29*, *Table 31*.

Table 40. Typical current consumption in Run mode, with different codes running from SRAM1 and power supplied by external SMPS ($V_{DD12} = 1.10 \text{ V}$)

		Co	nditions ⁽¹⁾		TYP		TYP	
Symbol	Parameter	-	Voltage scaling	Code	25 °C	Unit	25 °C	Unit
			MHz	Reduced code ⁽²⁾	1.25		48	
			Ψ	Coremark	1.25		48	
		f - f unto	= 26	Dhrystone 2.1	1.25		48	
		f _{HCLK} = f _{HSE} up to 48 MHz included,	fHCLK =	Fibonacci	1.12		43	
I _{DD_ALL}	Supply current in	bypass mode	fΉ	While(1)	1.12	mA	43	μΑ/MHz
(Run)	Run mode	PLL ON above	77	Reduced code ⁽²⁾	3.67	111/5	46	μ-νινιι ιz
	Run mode 48 MHz	peripherals disable	80 MHz	Coremark	3.74		47	
		poripriorate aleaste)8 =	Dhrystone 2.1	3.70		46	
			fHCLK :	Fibonacci	3.45		43	
			fнс	While(1)	3.34		42	

All values are obtained by calculation based on measurements done without SMPS and using following parameters: SMPS input = 3.3 V, SMPS efficiency = 85%, V_{DD12} = 1.10 V

577

^{2.} Reduced code used for characterization results provided in *Table 27*, *Table 29*, *Table 31*.

STM32L486xx

Table 41. Typical current consumption in Run mode, with different codes running from SRAM1 and power supplied by external SMPS ($V_{DD12} = 1.05 \text{ V}$)

		Co	nditions ⁽¹⁾		TYP		TYP	
Symbol	Parameter	-	Voltage scaling	Code	25 °C	Unit	25 °C	Unit
		f _{HCLK} = f _{HSE} up to	MHz	Reduced code ⁽²⁾	1.14		44	
	Supply	48 MHz included,		Coremark	1.14		44	
I _{DD_ALL} (Run)	current in	bypass mode PLL ON above	= 26	Dhrystone 2.1	1.14	mΑ	44	μΑ/MHz
(rtarr)	Run mode	48 MHz all		Fibonacci	1.02		39	
		peripherals disable	fнсск	While(1)	1.02		39	

All values are obtained by calculation based on measurements done without SMPS and using following parameters: SMPS input = 3.3 V, SMPS efficiency = 85%, V_{DD12} = 1.05 V



^{2.} Reduced code used for characterization results provided in *Table 27*, *Table 29*, *Table 31*.

		Unit							٨	<u> </u>								<	<u>{</u>	
		125 °C	2.40	2.04	1.75	1.60	1.53	1.49	1.44	4.97	4.54	4.21	3.66	3.10	2.77	2.44	1527	1483	1456	1441
		105 °C	1.77	1.32	1.03	0.89	0.82	0.78	0.74	4.13	3.71	3.58	2.83	2.26	1.93	1.60	777	733	902	691
	MAX ⁽¹⁾	85 °C	1.36	0.97	0.68	0.54	0.46	0.44	0.39	3.72	3.50	3.17	2.41	1.85	1.52	1.19	402	358	331	322
ash ON		J. 55	1.14	0.78	0.50	98.0	0.29	0.25	0.21	3.43	3.21	2.88	2.27	1.56	1.23	06.0	202	166	138	128
des, Fl		25 °C	1.012	0.69	0.42	0.28	0.215	0.18	0.15	3.26	2.96	2.65	2.10	1.43	1.11	0.80	130	92	75	65
ep mo		125 °C	1.59	1.27	1.01	0.87	0.81	0.77	0.74	3.73	3.45	3.17	2.67	2.08	1.76	1.45	775	742	718	708
ower sle		105 °C	1.25	0.92	99.0	0.53	0.47	0.43	0.41	3.33	3.05	2.77	2.27	1.68	1.37	1.07	412	381	359	348
Low-p	TYP	85 °C	1.07	0.75	0.50	0.37	0.30	0.27	0.24	3.13	2.85	2.58	2.07	1.48	1.17	0.87	233	202	181	171
ep and		2° 55	96.0	0.65	0.40	0.27	0.20	0.17	0.14	3.00	2.73	2.45	1.93	1.35	1.05	0.75	126	94	73	63
า in Sle		25 °C	0.92	0.61	0.36	0.24	0.18	0.15	0.12	2.96	2.69	2.41	1.88	1.30	1.01	0.71	96	92	43	33
sumptior		## Leck 32 MHz 26 MHz 26 MHz 2 MHz 2 MHz 100 kHz 2 MHz 22 MHz 22 MHz 24 M								16 MHz	2 MHz	1 MHz	400 kHz	100 kHz						
rent con	itions	Voltage scaling				Range 2							Range 1						able	
Table 42. Current consumption in Sleep and Low-power sleep modes, Flash ON	Cond	Condit Condit Condit Condit Condit Signature Final														all peripherals disa				
		Parameter						Supply	_		mode,						Supply	current in	sleep	mode
		Symbol							IDD ALL	(Sleep)								lpp ALL	(LPSleep)	

1. Guaranteed by characterization results, unless otherwise specified.

Table 43. Current consumption in Sleep, Flash ON and power supplied by external SMPS

	+iu]]							4	<u>(</u>					
		125 °C	1.34	1.24	1.14	96.0	0.75	0.63	0.52	0.44	0.38	0.35	0.33	0.32
		105 °C	1.20	1.10	1.00	0.82	09.0	0.49	0.38	0.28	0.23	0.20	0.19	0.18
	TYP	2° 58	1.13	1.02	0.93	0.74	0.53	0.42	0.31	0.22	0.16	0.13	0.12	0.10
		2° 55	1.08	0.98	0.88	69.0	0.49	0.38	0.27	0.17	0.12	60.0	0.07	90.0
		25 °C	1.06	0.97	0.87	0.68	0.47	0.36	0.26	0.16	0.10	0.08	90.0	0.05
		fнсLK	80 MHz	72 MHz	64 MHz	48 MHz	32 MHz	24 MHz	16 MHz	8 MHz	4 MHz	2 MHz	1 MHz	100 kHz
$(V_{DD12} = 1.10 V)$	Conditions ⁽¹⁾	•						THCLK = THSE up to 48 MHz Included, bypass	disable					
	Domerac	raiailetei						abom deals di transi o vinani S	ouppiy carrein model mode,					
	Cdan	ogii 60						(Gloon)	'DD_ALL(Siech)					

All values are obtained by calculation based on measurements done without SMPS and using following parameters: SMPS input = 3.3 V, SMPS efficiency = 85%, $V_{DD12} = 1.10 \text{ V}$

Table 44. Current consumption in Low-power sleep modes, Flash in power-down

		Voltage
K 25°C 55°C 85°C 105°C 125°C 25°C		scaling fuclk
z 81 110 217		2 MHz
z 50 78 185	T !	1 MHz
Hz 28 57 163		disable 400 kHz
4z 18 47 155	-	100 kHz

1. Guaranteed by characterization results, unless otherwise specified.

DocID025977 Rev 6

Table 45. Current consumption in Stop 2 mode

	<u>‡</u>	5				4	<u>{</u>											4	<u>.</u>							
		125 °C	193	198	203	213	193	199	204	214	193	198	204	214	194	199	204	214	194	199	205	214	ı	ı		
		105 °C	87	89	91	95(2)	88	06	95	96	87	89	92	96	88	06	92	96	88	06	93	26	88	06	92	96
	MAX ⁽¹⁾	82 °C	37	38	39	40	38	38	39	40	38	39	40	42	38	39	40	42	38	39	40	42	37	38	39	41
		22 °C	6	10	10	10	10	10	1	1	10	1	1	12	10	1	1	12	10	11	11	12	10	10	11	11
		25 °C	2.7	2.7	2.8	3.0	3.2	3.2	3.3	3.5	3.1	3.2	3.4	3.6	3.3	3.4	3.5	3.7	3.2	3.4	3.6	3.9	3.2	3.3	3.4	3.7
anom		125 °C	22	79.1	81.3	85.1	77.3	79.4	81.6	85.4	77.2	79.2	81.4	85.4	77.4	79.5	81.7	85.5	9.77	9.62	81.8	85.6	ı	ı		-
otop 2 i		105 °C	34.7	35.5	36.4	38	35	35.8	36.7	38.3	34.9	35.7	36.7	38.4	35.1	35.9	36.8	38.5	35.3	36	37	38.7	35	35.8	36.7	38.3
Current consumption in Stop 2	Ι¥	85 °C	14.7	15	15.4	16	15	15.3	15.7	16.1	15	15.4	15.8	16.6	15.1	15.5	15.9	16.7	15.2	15.6	16.1	16.8	14.7	15	15.5	16.2
illocuit.		25 °C	3.77	3.86	3.97	4.11	3.98	4.07	4.24	4.47	4.04	4.22	4.37	4.65	4.07	4.32	4.43	4.65	4.13	4.33	4.55	4.9	3.99	4.11	4.29	4.57
		25 °C	1.14	1.15	1.18	1.26	1.43	1.49	1.54	1.75	1.42	1.5	1.64	1.79	1.53	1.62	1.69	1.86	1.5	1.63	1.79	2.04	1.43	1.54	1.67	1.87
		V _{DD}	1.8 V	2.4 V	3 V	3.6 V	1.8 V	2.4 V	3 V	3.6 V	1.8 V	2.4 V	3 V	3.6 V	1.8 V	2.4 V	3 V	3.6 V	1.8 V	2.4 V	3 V	3.6 V	1.8 V	2.4 V	3 V	3.6 V
l able 45.	Conditions	•	LCD disabled 3. 2. LCD enabled 1. LCD enabled 2. Clocked by LSI 3. 3. 3. 3. 3. 3. 3. 3. 3. 3. 3. 3. 3.								RTC clocked by LSI,	LCD disabled			RTC clocked by LSI,	LCD enabled ⁽³⁾			RTC clocked by LSE	32768Hz,LCD disabled		RTC clocked by LSE	quartz ⁽⁴⁾	in low drive mode,		
	Darameter		Supply current in Stop 2 mode, RTC disabled														,	Supply current in	RTC enabled							
_	Odmys	ò				lpp ALL	(Stop 2)										,	PDD_ALL		,						



Table 45. Current consumption in Stop 2 mode (continued)

	ļ.	5		шА						
		125 °C								
		105 °C								
	MAX ⁽¹⁾	85 °C		1						
		22 °C								
-		25 °C								
		125 °C	1	-						
		25°C 55°C 85°C 105°C 125°C 25°C 55°C 85°C 105°C 125°C	ı	ı	ı					
•	TYP	3° 58			1					
		J. 99	-	1	1					
		25 °C	1.9	2.24	2.1					
		V _{DD}	3 V	3 V	3 V					
	Conditions	•	Wakeup clock is MSI = 48 MHz, voltage Range 1. See ⁽⁵⁾ .	Wakeup clock is MSI = 4 MHz, voltage Range 2. See ⁽⁵⁾ .	Wakeup clock is HS116 = 16 MHz, voltage Range 1. See ⁽⁵⁾ .					
	Parameter Supply current during wakeup from Stop 2 mode									
	School	cympol		lpp_ALL (wakeup from Stop 2)						

1. Guaranteed by characterization results, unless otherwise specified.

2. Guaranteed by test in production.

LCD enabled with external voltage source. Consumption from VLCD excluded. Refer to LCD controller characteristics for IVLCD.

Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors. 4.

Wakeup with code execution from Flash. Average value given for a typical wakeup time as specified in Table 52: Low-power mode wakeup timings.

47/

DocID025977 Rev 6

Table 46. Current consumption in Stop 1 mode

	2					٥	<u>.</u>											4	<u> </u>							
-		125 °C	1093	1098	1105	1118	1153	1158	1163	1178	1098	1103	1110	1123	1168	1175	1185	1200	1100	1108	1115	1128	1	1	ı	ı
		105 °C	520	523	525	530	548	220	553	258	523	525	530	535	258	563	292	573	525	528	530	538	521	523	526	531
	MAX ⁽¹⁾	2° 58	232	232	233	235	243	244	244	247	233	234	236	238	248	249	250	255	234	236	238	240	233	233	234	235
		2° 55	85	62	62	63	69	64	64	92	63	63	64	64	9	99	29	29	63	63	64	92	63	63	63	64
		25 °C	16	17	17	17	18	18	18	18	17	18	18	18	18	18	18	19	17	18	18	20	17	17	18	18
and		125 °C	437	439	442	447	461	463	465	471	439	441	444	449	467	470	474	480	440	443	446	451	ı	ı	ı	
ן וווין		105 °C	208	209	210	212	219	220	221	223	209	210	212	214	223	225	226	229	210	211	212	215	208.3	209.3	210.3	212.3
၁၂၀ III II	ΤYΡ	85 °C	92.7	92.9	93.3	93.8	97.2	97.5	7.76	286	93.1	93.7	94.2	95.2	0.66	9.66	100.0	102.0	93.4	94.2	95.0	96.1	93.0	93.2	93.6	94.1
ondiiir		2° 55	24.7	24.8	24.9	25.1	25.2	25.4	25.7	26.1	25.0	25.2	25.4	25.7	26.1	26.3	26.6	26.9	25.2	25.3	25.7	26.0	25.0	25.1	25.2	25.4
		25 °C	69.9	6.65	6.65	6.70	7.00	7.14	7.24	7.36	6.88	7.02	7.12	7.25	7.01	7.14	7.31	7.41	6.91	7.04	7.19	7.97	6.85	6.94	7.10	7.34
Carren		V _{DD}	1.8 V	2.4 V	3 V	3.6 V	1.8 V	2.4 V	3 V	3.6 V	1.8 V	2.4 V	3 V	3.6 V	1.8 V	2.4 V	3 V	3.6 V	1.8 V	2.4 V	3 V	3.6 V	1.8 V	2.4 V	3 V	3.6 V
lable 40. Cullelli collouinpiloli ili otop i illoue	Conditions	-	disabled 3.1. LCD 1.3. LCD 1.3. clocked by 3.1. LCD 2.2. LCD 2.3. LCD 2.3. LCD 2.2. LCD 2.3. LCD 2.3. LCD 2.3. LCD 2.3. LCD 2.3. LCD 2.3. LCD 2.3.							CCD	disabled			CD	disabled											
	Cor	RTC clocked by LSI								- -	RIC clocked by	tot bypassed at 32768 Hz		-	KTC clocked by	low drive mode										
ļ	2000	Supply current in Stop 1 mode,															Supplycurrent			KIC enabled						
j	Sympto	Sylling				1pp_ALL	(Stop 1)											PDD_ALL	RTC)	`						



Table 46. Current consumption in Stop 1 mode (continued)

<u>‡</u>			Am Am	
	V _{DD} 25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 105 °C 125 °C			
	J. 201			
MAX ⁽¹⁾	J. 58		1	
	2° 55			
	25 °C			
	125 °C			ı
	105 °C	1	1	1
TYP	3° 58	1	1	1
	J. 99	-	1	1
•	25 °C	3 V 1.47	1.7	1.62
	αα _Λ	Λε	3 V	3 V
Conditions		.l = 48 MHz,	.l = 4 MHz,	
Con	•	Wakeup clock MSI = 48 MHz, voltage Range 1. See ⁽⁴⁾ .	Supply current Wakeup clock MSI = 4 MHz, during voltage Range 2. See (4).	Wakeup clock HSI16 = 16 MHz, voltage Range 1. See ⁽⁴⁾ .
Doromotor			Supply current during wakeup from	
Cympol	ogilio Ogilio		lob ALL during (wakeup from Stop1)	

1. Guaranteed by characterization results, unless otherwise specified.

LCD enabled with external voltage source. Consumption from VLCD excluded. Refer to LCD controller characteristics for IVLCD. ۲

Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors. က်

Wakeup with code execution from Flash. Average value given for a typical wakeup time as specified in Table 52: Low-power mode wakeup timings.

Table 47. Current consumption in Stop 0 mode

2			4	<u> </u>	
	125 °C	1461	1468	1476	1488
	85 °C 105 °C 125 °C	273	778	783	791 ⁽²⁾
MAX ⁽¹⁾	3° 58	426	431	433	438
	2° 55	213	218	221	226
	25°C 55°C 85°C 105°C 125°C 25°C	153	158	161	166
	125 °C	631	634	637	642
	105 °C	928	358	360	363
TYP	85 °C	217	219	220	222
	J. 55	132	134	135	137
	25 °C	108	110	111	113
Conditions	V _{DD}	1.8 V	2.4 V	3.V	3.6 V
Daramotor	raiailletei	Supply	current in	Stop 0 mode,	A I C disabled
Symbol	9		lpp_ALL	(Stop 0)	

Guaranteed by characterization results, unless otherwise specified. 2

Guaranteed by test in production.

able 48. Current consumption in Standby mode

	Unit					Ā								\$	<u> </u>							۵	<u> </u>			
-		125 °C	26838	31128	35728	43748	1	1	ı	1	27537	31986	36815	45184	ı	1	ı	ı	ı	1	ı	1	ı	ı		-
		105 °C	10365	12070	13973	17320 (2)	ı	ı	1	ı	10867	12694	14729	18275	1	-	-	1	1	ı	1	ı	1	1	1	
	MAX ⁽¹⁾	85 °C	3850	4488	5185	6520	ı	ı	ı	ı	4250	4986	5815	7294	ı	-	ı	ı	ı	ı	ı	ı	ı	ı	ı	-
		2° 55	888	1018	1215	1545	ı	ı		ı	1207	1436	1727	2176		-	-	ı	ı	ı	ı	ı	ı	ı		1
		25 °C	176	223	263	383			-		491	614	770	1012	-	-	-									-
mode		125 °C	10735	12451	14291	17499	-	-	1	-	11318	13166	15197	18696	1	-	ı	1	11009	12869	14915	18221	11908	13689	15598	17947
andby i		105 °C	4146	4828	5589	6928	1	1	1	1	4564	5348	6219	7724	ı	1	1	1	4402	5202	6095	7470	4479	5236	6103	7551
on in St	ТУР	85 °C	1540	1795	2074	2608	ı	ı	ı	ı	1873	2210	2599	3253	ı	-	-	ı	1747	2108	2531	3115	1862	2193	2589	3235
sumption		2° 55	355	407	486	618	ı	ı	ı	ı	621	756	913	1144	ı		-		527	671	853	1111	640	962	961	1226
nt con		25 °C	114	138	150	198	317	391	438	995	377	464	3 V 572 (3.6 V 722 1		456	222	663	885	289	396	528	710	416	514	652	821
. Curre		V _{DD}	1.8 V	2.4 V	3 \	3.6 V	1.8 V	2.4 V	3 \	3.6 V	1.8 V	2.4 V	3 \	3.6 V	1.8 V	2.4 V	3 V	3.6 V	1.8 V	2.4 V	3 \	3.6 V	1.8 V	2.4 V	3 \	3.6 V
Table 48. Current consumption in Standby mode	Conditions	•			no independent watchdog			with independent	watchdog			RTC clocked by LSI, no	independent watchdog				independent watchdog			RTC clocked by LSE	bypassed at 32768Hz			RTC clocked by LSE	quartz ⁽³⁾ in low drive mode	
	Parameter		Supply current no in Standby mode (backup registers retained), RTC disabled wit												-	Supply current in Standby	mode (backup	registers	retained), RTC enabled							
	Symbol	o di la composito di la compos				lpp_ALL (Standby)	(Startedby)											PDD_ALL	with RTC)							



DocID025977 Rev 6

Table 48. Current consumption in Standby mode (continued)

	<u>*</u>			Δα	<u> </u>		mA
		125 °C	28033	28115	28333	28350	
		25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C	12980	13033	13053	13075	
	MAX ⁽¹⁾	85 °C	5733	5758	2929	2220	ı
		22 °C	1603	1613	1618	1620	
		25 °C	288	293	293	262	
		125 °C	11213	11246	11333	11327	ı
		105 °C	5192	5213	5221	5200	1
	TYP	85 °C	2293	2303	2306	2308	1
		22 °C	641	645	647	646	1
-		25 °C	235	237	236	235	1.7
		V _{DD} 2	1.8 V	2.4 V	3 V	3.6 V	3 V
	Conditions	•		,			Wakeup clock is MSI = 4 MHz. See ⁽⁵⁾ .
	Daramotor		Supply current		when SRAM2	is retained	Supply current during wakeup from Standby mode
	Cympol	Š.		PD_ALL,	(SRAM2) ⁽⁴⁾		I _{DD} ALL (wakeup from Standby)

. Guaranteed by characterization results, unless otherwise specified.

2. Guaranteed by test in production.

Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors. က်

The supply current in Standby with SRAM2 mode is: IpD_ALL(Standby) + IpD_ALL(SRAM2). The supply current in Standby with RTC with SRAM2 mode is: IpD_ALL(Standby + IpD_ALL(SRAM2). 4

Wakeup with code execution from Flash. Average value given for a typical wakeup time as specified in Table 52: Low-power mode wakeup timings. 5

Table 49. Current consumption in Shutdown mode

- In		33	33	JS nA	35
	125	22733	26183	30205	37965
	105 °C	8125	9495	11153	14223
MAX ⁽¹⁾	3° 58	2775	3275	3885	5103
	22 °C	485	593	733	1050
	25 °C	22	111	160	280
	125 °C	£606	10473	12082	15186
	105°C	3250	3798	4461	5689
TYP	V _{DD} 25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C	1110	1310	1554	2041
	2° 55	194	237	293	420
	25 °C	1.8 V 29.8	2.4 V 44.3	64.1	
	ααΛ	1.8 V	2.4 V	3 V	3.6 V 112
Conditions	•			ı	
Darameter		Supply current	in Shutdown	(backup	registers retained) RTC disabled
Symbol	6			IDD ALL	(Singowii)



Table 49. Current consumption in Shutdown mode (continued)

2	5				2	<u> </u>				mA
	125 °C	1	ı	ı	ı	ı	ı	ı	ı	1
	105 °C 125 °C	1	ı	ı	ı	ı	ı	ı	ı	1
MAX ⁽¹⁾	3° 58	-	ı	ı	ı	ı	1	ı	ı	ı
	22 °C	ı	ı	ı	ı	ı		ı		ı
	25 °C	ı					1	ı		ı
	105 °C 125 °C 25 °C	9357	10825	12569	15706	ı	1	ı		ı
		3437	4056	4820	6158	3460	4064	4795	6129	,
TYP	ე. 98	1299	1577	1925	2511	1408	1688	2025	2619	
	25 °C	378	499	655	888	499	634	791	1040	ı
	25 °C	210	303	422	584	329	431	554	729	9.0
	V _{DD}	1.8 V	2.4 V	3 \	3.6 V	1.8 V	2.4 V	3 \	3.6 V	3 V
Conditions	•		RTC clocked by LSE	bypassed at 32768 Hz			RTC clocked by LSE	mode		Wakeup clock is MSI = 4 MHz. See ⁽³⁾ .
Daramotor	Supply current in Shutdown mode (backup registers retained) RTC									Supply current during wakeup from Shutdown mode
Symbol	o di				PDD_ALL	with RTC)				IDD_ALL (wakeup from Shutdown)

1. Guaranteed by characterization results, unless otherwise specified.

Wakeup with code execution from Flash. Average value given for a typical wakeup time as specified in Table 52: Low-power mode wakeup timings.

Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors.

5/

DocID025977 Rev 6

Table 50. Current consumption in VBAT mode

Downloaded from Arrow.com.

	- Unit		₹											
	MAX ⁽¹⁾	125 °C	4158	4710	5368	6220	ı	ı	ı	1	ı	1	1	ı
		105 °C	1468	1683	1938	2298	-	-	-	1	ı	1	1	ı
		ე。 98	490	565	099	808	-	-	-	1	ı	1	1	ı
		ე. 99	73	06	106	144	-	-	-	ı	ı	ı	ı	ı
		25 °C	10.8	13.2	15.5	25.8	-	-	-	ı	ı	ı	ı	ı
	ТҮР	125 °C	1663	1884	2147	2488	ı	-	-	ı	1978	2289	2656	3115
		105 °C	282	673	775	919	729	901	1075	1299	915	1091	1301	1571
		3° 58	196	226	264	323	367	486	602	752	521	639	784	971
		2° 55	59	36	42	28	201	295	412	258	344	436	549	692
		25 °C	4	5.27	9	10	183	268	376	208	302	388	494	630
	Conditions	VBAT	1.8 V	2.4 V	3 V	3.6 V	1.8 V	2.4 V	3 V	3.6 V	1.8 V	2.4 V	3 V	3.6 V
		•	- RTC disabled				Backup domain clocked by LSE supply current bypassed at 32768 Hz BTC enabled and clocked by LSE auartz ⁽²⁾					quartz ⁽²⁾		
	Parameter				Backup domain	supply current								
	loday	Symbol			DD_VBAT									

1. Guaranteed by characterization results, unless otherwise specified.

Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors.

I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *Table 70: I/O static characteristics*.

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

Caution:

Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

I/O dynamic current consumption

In addition to the internal peripheral current consumption measured previously (see *Table 51: Peripheral current consumption*), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the I/O supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DDIOx} \times f_{SW} \times C$$

where

 I_{SW} is the current sunk by a switching I/O to charge/discharge the capacitive load

V_{DDIOx} is the I/O supply voltage

f_{SW} is the I/O switching frequency

C is the total capacitance seen by the I/O pin: $C = C_{INT} + C_{EXT} + C_{S}$

C_S is the PCB board capacitance including the pad pin.

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.



On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in *Table 51*. The MCU is placed under the following conditions:

- All I/O pins are in Analog mode
- The given value is calculated by measuring the difference of the current consumptions:
 - when the peripheral is clocked on
 - when the peripheral is clocked off
- Ambient operating temperature and supply voltage conditions summarized in Table 20: Voltage characteristics
- The power consumption of the digital part of the on-chip peripherals is given in *Table 51*. The power consumption of the analog part of the peripherals (where applicable) is indicated in each related section of the datasheet.

Table 51. Peripheral current consumption

	Peripheral	Range 1	Range 2	Low-power run and sleep	Unit	
	Bus Matrix ⁽¹⁾	4.5	3.7	4.1		
	ADC independent clock domain	0.4	0.1	0.2		
	ADC AHB clock domain	5.5	4.7	5.5		
	AES	1.7	1.5	1.6		
	CRC	0.4	0.2	0.3		
	DMA1	1.4	1.3	1.4		
	DMA2	1.5	1.3	1.4		
	FLASH	6.2	5.2	5.8		
	FMC	8.9	7.5	8.4		
	GPIOA ⁽²⁾	4.8	3.8	4.4		
	GPIOB ⁽²⁾	4.8	4.0	4.6		
AHB	GPIOC ⁽²⁾	4.5	3.8	4.3	µA/MHz	
7	GPIOD ⁽²⁾	4.6	3.9	4.4	F	
	GPIOE ⁽²⁾	5.2	4.5	4.9		
	GPIOF ⁽²⁾	5.9	4.9	5.7		
	GPIOG ⁽²⁾	4.3	3.8	4.2		
	GPIOH ⁽²⁾	0.7	0.6	0.8	1	
	OTG_FS independent clock domain	23.2	N/A	N/A		
	OTG_FS AHB clock domain	16.4	N/A	N/A		
	QUADSPI	7.8	6.7	7.3		
	RNG independent clock domain	2.2	N/A	N/A		
	RNG AHB clock domain	0.6	N/A	N/A		
	SRAM1	0.9	0.8	0.9		



Table 51. Peripheral current consumption (continued)

Peripheral		Range 1	Range 2	Low-power run and sleep	Unit	
	SRAM2	1.6	1.4	1.6		
AHB	TSC	1.8	1.4	1.6	μΑ/MHz	
	All AHB Peripherals	118.5	77.3	87.6		
	AHB to APB1 bridge ⁽³⁾	0.9	0.7	0.9		
	CAN1	4.6	4.0	4.4		
	DAC1	2.4	1.9	2.2		
	I2C1 independent clock domain	3.7	3.1	3.2		
	I2C1 APB clock domain	1.3	1.1	1.5		
	I2C2 independent clock domain	3.7	3.0	3.2		
	I2C2 APB clock domain	1.4	1.1	1.5		
	I2C3 independent clock domain	2.9	2.3	2.5		
	I2C3 APB clock domain	0.9	0.9	1.1		
	LCD	1.0	0.8	0.9		
	LPUART1 independent clock domain	2.1	1.6	2.0		
	LPUART1 APB clock domain	0.6	0.6	0.6		
	LPTIM1 independent clock domain	3.3	2.6	2.9		
APB1	LPTIM1 APB clock domain	0.9	0.8	1.0	0 /0.41-1-	
APDI	LPTIM2 independent clock domain	3.1	2.7	2.9	- μA/MHz	
	LPTIM2 APB clock domain	0.8	0.6	0.7		
	OPAMP	0.4	0.4	0.3		
	PWR	0.5	0.5	0.4		
	SPI2	1.8	1.6	1.6		
	SPI3	2.1	1.7	1.8		
	SWPMI1 independent clock domain	2.3	1.8	2.2		
	SWPMI1 APB clock domain	1.1	1.1	1.0		
	TIM2	6.8	5.7	6.3]	
	TIM3	5.4	4.6	5.0	1	
	TIM4	5.2	4.4	4.9	1	
	TIM5	6.5	5.5	6.1	1	
	TIM6	1.1	1.0	1.0	1	
	TIM7	1.1	0.9	1.0		



DocID025977 Rev 6

Table 51. Peripheral current consumption (continued)

Peripheral		Range 1	Range 2	Low-power run and sleep	Unit
	USART2 independent clock domain	4.1	3.6	3.8	
	USART2 APB clock domain	1.4	1.1	1.5	
	USART3 independent clock domain	4.7	4.1	4.2	
	USART3 APB clock domain	1.5	1.3	1.7	
APB1	UART4 independent clock domain	3.9	3.2	3.5	
	UART4 APB clock domain	1.5	1.3	1.6	
	UART5 independent clock domain	3.9	3.2	3.5	
	UART5 APB clock domain	1.3	1.2	1.4	
	WWDG	0.5	0.5	0.5	
	All APB1 on	84.2	70.7	80.2	
	AHB to APB2 bridge ⁽⁴⁾	1.0	0.9	0.9	
	DFSDM1	5.6	4.6	5.3	
	FW	0.7	0.5	0.7	
	SAI1 independent clock domain	2.6	2.1	2.3	
	SAI1 APB clock domain	2.1	1.8	2.0	μΑ/MHz
	SAI2 independent clock domain	3.3	2.7	3.0	
	SAI2 APB clock domain	2.4	2.1	2.2	
	SDMMC1 independent clock domain	4.7	3.9	4.2	
	SDMMC1 APB clock domain	2.5	1.9	2.1	
APB2	SPI1	2.0	1.6	1.9	
	SYSCFG/VREFBUF/COMP	0.6	0.4	0.5	
	TIM1	8.3	6.9	7.9	
	TIM8	8.6	7.1	8.1	
	TIM15	4.1	3.4	3.9	
	TIM16	3.0	2.5	2.9	
	TIM17	3.0	2.4	2.9	
	USART1 independent clock domain	4.9	4.0	4.4	
	USART1 APB clock domain	1.5	1.3	1.7	
	All APB2 on	56.8	43.3	48.2	
	ALL		189.6	215.5	



- 1. The BusMatrix is automatically active when at least one master is ON (CPU, DMA).
- 2. The GPIOx (x= A...H) dynamic current consumption is approximately divided by a factor two versus this table values when the GPIO port is locked thanks to LCKK and LCKy bits in the GPIOx_LCKR register. In order to save the full GPIOx current consumption, the GPIOx clock should be disabled in the RCC when all port I/Os are used in alternate function or analog mode (clock is only required to read or write into GPIO registers, and is not used in AF or analog modes).
- 3. The AHB to APB1 Bridge is automatically active when at least one peripheral is ON on the APB1.
- 4. The AHB to APB2 Bridge is automatically active when at least one peripheral is ON on the APB2.

The consumption for the peripherals when using SMPS can be found using STM32CubeMX PCC tool.

6.3.6 Wakeup time from low-power modes and voltage scaling transition times

The wakeup times given in *Table 52* are the latency between the event and the execution of the first user instruction.

The device goes in low-power mode after the WFE (Wait For Event) instruction.

Table 52. Low-power mode wakeup timings⁽¹⁾

Symbol	Parameter		Тур	Max	Unit	
twusleep	Wakeup time from Sleep mode to Run mode	-			6	Nb of
twulpsleep	Wakeup time from Low- power sleep mode to Low- power run mode	low-power sleep	Nakeup in Flash with Flash in power-down during ow-power sleep mode (SLEEP_PD=1 in FLASH_ACR) and with clock MSI = 2 MHz			CPU cycles
		Range 1	Wakeup clock MSI = 48 MHz	5.6	10.9	
	Wake up time from Stop 0 mode to Run mode in Flash		Wakeup clock HSI16 = 16 MHz	4.7	10.4	
		Range 2	Wakeup clock MSI = 24 MHz	5.7	11.1	
			Wakeup clock HSI16 = 16 MHz	4.5	10.5	
			Wakeup clock MSI = 4 MHz	6.6	14.2	
t _{WUSTOP0}		Dange 1	Wakeup clock MSI = 48 MHz	0.7	2.05	μs
	Wake up time from Stop 0 mode to Run mode in	Range 1	Wakeup clock HSI16 = 16 MHz	1.7	2.8	
		Range 2	Wakeup clock MSI = 24 MHz	0.8 2.72		
	SRAM1		Range 2 Wakeup clock HSI16 = 16 MHz		2.8	
			Wakeup clock MSI = 4 MHz	2.4	11.32	



Table 52. Low-power mode wakeup timings⁽¹⁾ (continued)

Symbol	Parameter		Conditions			Unit	
		Dance 4	Wakeup clock MSI = 48 MHz	6.2	10.2		
		Range 1	Wakeup clock HSI16 = 16 MHz	6.3	8.99		
	Wake up time from Stop 1 mode to Run mode in Flash		Wakeup clock MSI = 24 MHz	6.3	10.46		
		Range 2	Wakeup clock HSI16 = 16 MHz	6.3	6.3 8.87		
			Wakeup clock MSI = 4 MHz	8.0	13.23		
		Dange 1	Wakeup clock MSI = 48 MHz	4.5	5.78		
	Wake up time from Stop 1	Range 1	Wakeup clock HSI16 = 16 MHz	5.5	7.1		
t _{WUSTOP1}	mode to Run mode in	Range 2	Wakeup clock MSI = 24 MHz	5.0	6.5	μs	
	SRAM1		Wakeup clock HSI16 = 16 MHz	5.5	7.1		
			Wakeup clock MSI = 4 MHz	8.2	13.5		
	Wake up time from Stop 1 mode to Low-power run mode in Flash	Regulator in low-power			20		
	Wake up time from Stop 1 mode to Low-power run mode in SRAM1	mode (LPR=1 in PWR_CR1)	Wakeup clock MSI = 2 MHz	10.7	21.5		
		Range 1	Wakeup clock MSI = 48 MHz	8.0 9.4 7.3 9.3			
		Trange 1	Wakeup clock HSI16 = 16 MHz				
	Wake up time from Stop 2 mode to Run mode in Flash	Range 2	Wakeup clock MSI = 24 MHz	8.2	9.9		
			Wakeup clock HSI16 = 16 MHz	7.3	9.3		
t			Wakeup clock MSI = 4 MHz	10.6	15.8		
t _{WUSTOP2}		Range 1	Wakeup clock MSI = 48 MHz	5.1	6.7	μs	
	Wake up time from Stop 2	Nange i	Wakeup clock HSI16 = 16 MHz	5.7	8		
	mode to Run mode in		Wakeup clock MSI = 24 MHz	5.5	6.65		
	SRAM1	Range 2	Wakeup clock HSI16 = 16 MHz	5.7	7.53		
			Wakeup clock MSI = 4 MHz	8.2	16.6		
t	Wakeup time from Standby	Range 1	Wakeup clock MSI = 8 MHz	14.3	20.8	μs	
twustby	mode to Run mode	range i	Wakeup clock MSI = 4 MHz	20.1	35.5	μο	
t _{WUSTBY}	Wakeup time from Standby	Range 1	Wakeup clock MSI = 8 MHz	14.3	24.3	μs	
SRAM2	with SRAM2 to Run mode	range 1	Wakeup clock MSI = 4 MHz	20.1	38.5	μο	
twushdn	Wakeup time from Shutdown mode to Run mode	Range 1	Wakeup clock MSI = 4 MHz	256	330.6	μs	

^{1.} Guaranteed by characterization results.

Downloaded from Arrow.com.

Table 53. Regulator	modes transition times ⁽¹⁾
---------------------	---------------------------------------

Symbol	Parameter	Conditions	Тур	Max	Unit
t _{WULPRUN}	Wakeup time from Low-power run mode to Run mode ⁽²⁾	Code run with MSI 2 MHz	5	7	μs
t _{VOST}	Regulator transition time from Range 2 to Range 1 or Range 1 to Range 2 ⁽³⁾	Code run with MSI 24 MHz	20	40	μο

- 1. Guaranteed by characterization results.
- 2. Time until REGLPF flag is cleared in PWR_SR2.
- 3. Time until VOSF flag is cleared in PWR_SR2.

Table 54. Wakeup time using USART/LPUART(1)

Symbol	Parameter	Conditions	Тур	Max	Unit
	Wakeup time needed to calculate the	Stop mode 0	-	1.7	
t _{WUUSART} t _{WULPUART}	maximum USART/LPUART baudrate allowing to wakeup up from stop mode when USART/LPUART clock source is HSI	Stop mode 1/2	1	8.5	μs

^{1.} Guaranteed by design.

6.3.7 External clock source characteristics

High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO.

The external clock signal has to respect the I/O characteristics in *Section 6.3.14*. However, the recommended clock input waveform is shown in *Figure 19: High-speed external clock source AC timing diagram*.

Table 55. High-speed external user clock characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f	User external clock source frequency	Voltage scaling Range 1	-	8	48	MHz
f _{HSE_ext}	Osci external clock source frequency	Voltage scaling Range 2	-	8	26	IVITIZ
V _{HSEH}	OSC_IN input pin high level voltage	-	0.7 V _{DDIOx}	1	V_{DDIOx}	V
V _{HSEL}	OSC_IN input pin low level voltage	-	V_{SS}	ı	0.3 V _{DDIOx}	٧
t _{w(HSEH)}	OSC IN high or low time	Voltage scaling Range 1	7	-	-	ne
t _{w(HSEL)}	OSC_IN HIGH OF IOW LITTLE	Voltage scaling Range 2	18	-	-	ns

^{1.} Guaranteed by design.



DocID025977 Rev 6




Figure 19. High-speed external clock source AC timing diagram

Low-speed external user clock generated from an external source


In bypass mode the LSE oscillator is switched off and the input pin is a standard GPIO.

The external clock signal has to respect the I/O characteristics in Section 6.3.14. However, the recommended clock input waveform is shown in Figure 20.

	Table 50. 2011 Speed Section at accircle of the control of the con									
Symbol	Parameter	Conditions	Min	Тур	Max	Unit				
f _{LSE_ext}	User external clock source frequency	-	-	32.768	1000	kHz				
V _{LSEH}	OSC32_IN input pin high level voltage	-	0.7 V _{DDIOx}	-	V_{DDIOx}	V				
V _{LSEL}	OSC32_IN input pin low level voltage	-	V_{SS}	-	0.3 V _{DDIOx}	٧				
t _{w(LSEL)}	OSC32_IN high or low time	-	250	-	-	ns				

Table 56. Low-speed external user clock characteristics⁽¹⁾

^{1.} Guaranteed by design.



High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 48 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 57*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Conditions⁽²⁾ Max **Symbol** Min Unit **Parameter** Typ Oscillator frequency 4 8 48 MHz fosc in 200 R_{F} Feedback resistor _ kΩ During startup⁽³⁾ 5.5 $V_{DD} = 3 V$ $Rm = 30 \Omega$, 0.44 CL = 10 pF@8 MHz $V_{DD} = 3 V$ $Rm = 45 \Omega$, 0.45 CL = 10 pF@8 MHz $V_{DD} = 3 V$ HSE current consumption mΑ IDD(HSE) $Rm = 30 \Omega$ 0.68 CL = 5 pF@48 MHz $V_{DD} = 3 V$ $Rm = 30 \Omega$. 0.94 CL = 10 pF@48 MHz $V_{DD} = 3 V$ $Rm = 30 \Omega$ 1.77 CL = 20 pF@48 MHz Maximum critical crystal G_m mA/V Startup 1.5 transconductance

Table 57. HSE oscillator characteristics⁽¹⁾

Startup time

t_{SU(HSE)}(4)

V_{DD} is stabilized

2

For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 20 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 21*). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2} .



DocID025977 Rev 6

149/258

ms

^{1.} Guaranteed by design.

^{2.} Resonator characteristics given by the crystal/ceramic resonator manufacturer.

^{3.} This consumption level occurs during the first 2/3 of the $t_{SU(HSE)}$ startup time

^{4.} t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

Note:

For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 21. Typical application with an 8 MHz crystal

1. R_{EXT} value depends on the crystal characteristics.

Low-speed external clock generated from a crystal resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 58*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions ⁽²⁾	Min	Тур	Max	Unit
		LSEDRV[1:0] = 00 Low drive capability	-	250	-	
I _{DD(LSE)} LSE current consumption	LSEDRV[1:0] = 01 Medium low drive capability	-	315	-	nΛ	
	LSEDRV[1:0] = 10 Medium high drive capability	-	500	-	nA	
	LSEDRV[1:0] = 11 High drive capability	-	630	-		
		LSEDRV[1:0] = 00 Low drive capability	-	-	0.5	
Maximum critical crystal	LSEDRV[1:0] = 01 Medium low drive capability	-	-	0.75	μΑ/V	
Gm _{critmax} gm		LSEDRV[1:0] = 10 Medium high drive capability	-	-	1.7	μΑ/ ν
	I .					4

LSEDRV[1:0] = 11

 V_{DD} is stabilized

High drive capability

Table 58. LSE oscillator characteristics ($f_{LSE} = 32.768 \text{ kHz}$)⁽¹⁾

150/258 DocID025977 Rev 6



s

2.7

2

 $t_{\text{SU(LSE)}}^{(3)}$

Startup time

- 1. Guaranteed by design.
- Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".
- $t_{SU(LSE)}$ is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.

Resonator with integrated capacitors C_{L1} OSC32_IN Drive 32.768 kHz programmable resonator amplifier OSC32_OUT C_{L2}

Figure 22. Typical application with a 32.768 kHz crystal

Note:

An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden to add one.

6.3.8 Internal clock source characteristics

The parameters given in *Table 59* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 23: General operating conditions*. The provided curves are characterization results, not tested in production.

High-speed internal (HSI16) RC oscillator

Table 59. HSI16 oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI16}	HSI16 Frequency	V _{DD} =3.0 V, T _A =30 °C	15.88	-	16.08	MHz
TRIM	HSI16 user trimming step	Trimming code is not a multiple of 64	0.2	0.3	0.4	%
	HSI16 user trimming step	Trimming code is a multiple of 64	-4	-6	-8	76
DuCy(HSI16) ⁽²⁾	Duty Cycle	-	45	-	55	%
. (110146)	HSI16 oscillator frequency drift over temperature	T _A = 0 to 85 °C	-1	-	1	%
$\Delta_{Temp}(HSI16)$		T _A = -40 to 125 °C	-2	-	1.5	%
Δ _{VDD} (HSI16)	HSI16 oscillator frequency drift over V _{DD}	V _{DD} =1.62 V to 3.6 V	-0.1	-	0.05	%
t _{su} (HSI16) ⁽²⁾	HSI16 oscillator start-up time	-	-	0.8	1.2	μs
t _{stab} (HSI16) ⁽²⁾	HSI16 oscillator stabilization time	-	-	3	5	μs
I _{DD} (HSI16) ⁽²⁾	HSI16 oscillator power consumption	-	-	155	190	μΑ

^{1.} Guaranteed by characterization results.

^{2.} Guaranteed by design.




Figure 23. HSI16 frequency versus temperature

Multi-speed internal (MSI) RC oscillator

Table 60. MSI oscillator characteristics⁽¹⁾

Symbol	Parameter		Conditions	Min	Тур	Max	Unit
			Range 0	99	100	101	
			Range 1	198	200	202	kHz
			Range 2	396	400	404	
			Range 3	792	800	808	
			Range 4	0.99	1	1.01	
		MSI mode	Range 5	1.98	2	2.02	
		IVISI mode	Range 6	3.96	4	4.04	
			Range 7	7.92	8	8.08	MHz
			Range 8	15.8	16	16.16	IVIITZ
	MSI frequency after factory calibration, done		Range 9	23.8	24	24.4	-
			Range 10	31.7	32	32.32	
£			Range 11	47.5	48	48.48	
f _{MSI}	at V _{DD} =3 V and T _A =30 °C		Range 0	-	98.304	-	- kHz
			Range 1	-	196.608	-	
			Range 2	-	393.216	-	
			Range 3	-	786.432	-	
			Range 4	-	1.016	-	
		PLL mode XTAL=	Range 5	-	1.999	-	
		32.768 kHz	Range 6	-	3.998	-	
			Range 7	-	7.995	-	MHz
			Range 8	-	15.991	-	IVITZ
			Range 9	-	23.986	-	
			Range 10	-	32.014	-	
			Range 11	-	48.005	-	1
(1.101)(2)	MSI oscillator		T _A = -0 to 85 °C	-3.5	-	3	٥,
$\Delta_{TEMP}(MSI)^{(2)}$	frequency drift over temperature	requency drift MSI mode	T _A = -40 to 125 °C	-8	-	6	%



Table 60. MSI oscillator characteristics⁽¹⁾ (continued)

Symbol	Parameter		Conditions		Min	Тур	Max	Unit	
			D 0.1 . 0	V _{DD} =1.62 V to 3.6 V	-1.2	-	0.5		
			Range 0 to 3	V _{DD} =2.4 V to 3.6 V	-0.5	-	0.5		
$\Delta_{\text{VDD}}(\text{MSI})^{(2)}$	MSI oscillator frequency drift	MOLANTA	MSI mode Range 4 to 7 $\frac{\text{to}}{\text{V}}$	V _{DD} =1.62 V to 3.6 V	-2.5	-	0.7	%	
	over V _{DD} (reference is 3 V)	MSI Mode		V _{DD} =2.4 V to 3.6 V	-0.8	-	0.7	70	
			Range 8 to 11	V _{DD} =1.62 V to 3.6 V	-5	-	1		
			Range o to 11	V _{DD} =2.4 V to 3.6 V	-1.6	-] '		
AFRAMBLING	Frequency		$T_A = -40 \text{ to } 85 ^{\circ}$		-	1	2		
ΔF _{SAMPLING} (MSI) ⁽²⁾⁽⁶⁾	variation in sampling mode ⁽³⁾	MSI mode	T _A = -40 to 125	°C	-	2	4	%	
P_USB Jitter(MSI) ⁽⁶⁾	• (4)	Period jitter for PL	PLL mode	for next transition	-	-	-	3.458	20
		Range 11	for paired transition	-	-	-	3.916	ns	
MT_USB	3/=>	PLL mode	for next transition	-	-	-	2	ns	
Jitter(MSI) ⁽⁶⁾		Range 11	for paired transition	-	-	-	1	113	
CC jitter(MSI) ⁽⁶⁾	RMS cycle-to- cycle jitter	PLL mode R	ange 11	-	-	60	-	ps	
P jitter(MSI) ⁽⁶⁾	RMS Period jitter	PLL mode R	ange 11	-	-	50	-	ps	
		Range 0		-	-	10	20		
		Range 1		-	-	5	10		
t _{SU} (MSI) ⁽⁶⁾	MSI oscillator	Range 2		-	-	4	8	1	
ISU(MSI)	start-up time	Range 3		-	-	3	7	us	
		Range 4 to 7	7	-	-	3	6		
		Range 8 to 1	l1	-	-	2.5	6		
t _{STAB} (MSI) ⁽⁶⁾			10 % of final frequency	-	-	0.25	0.5		
	MSI oscillator stabilization time	PLL mode Range 11	5 % of final frequency	-	-	0.5	1.25	ms	
			1 % of final frequency	-	-	-	2.5		



Table 60. MSI oscillator characteristics⁽¹⁾ (continued)

Symbol	Parameter		Conditions		Min	Тур	Max	Unit
			Range 0	-	-	0.6	1	
			Range 1	-	-	0.8	1.2	
			Range 2	-	-	1.2	1.7	
			Range 3	-	-	1.9	2.5	
		MSI and PLL mode	Range 4	-	-	4.7	6	μΑ
(MCI)(6)	MSI oscillator power consumption		Range 5	-	-	6.5	9	
I _{DD} (MSI) ⁽⁶⁾			Range 6	-	-	11	15	
			Range 7	-	-	18.5	25	
			Range 8	-	-	62	80	
			Range 9	-	-	85	110	1
			Range 10	-	-	110	130	
			Range 11	-	-	155	190	

- 1. Guaranteed by characterization results.
- 2. This is a deviation for an individual part once the initial frequency has been measured.
- 3. Sampling mode means Low-power run/Low-power sleep modes with Temperature sensor disable.
- Average period of MSI @48 MHz is compared to a real 48 MHz clock over 28 cycles. It includes frequency tolerance + jitter of MSI @48 MHz clock.
- Only accumulated jitter of MSI @48 MHz is extracted over 28 cycles.
 For next transition: min. and max. jitter of 2 consecutive frame of 28 cycles of the MSI @48 MHz, for 1000 captures over 28 cycles.
 For paired transitions: min. and max. jitter of 2 consecutive frame of 56 cycles of the MSI @48 MHz, for 1000 captures over 56 cycles.
- 6. Guaranteed by design.






Figure 24. Typical current consumption versus MSI frequency

Low-speed internal (LSI) RC oscillator

Table 61. LSI oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions		Тур	Max	Unit
f	I SI Fraguency	V_{DD} = 3.0 V, T_A = 30 °C	31.04	-	32.96	kHz
f _{LSI}	LSI Frequency	V_{DD} = 1.62 to 3.6 V, T_{A} = -40 to 125 °C	29.5	-	34	KI IZ
t _{SU} (LSI) ⁽²⁾	LSI oscillator start- up time	·-	-	80	130	μs
t _{STAB} (LSI) ⁽²⁾	LSI oscillator stabilization time	5% of final frequency	-	125	180	μs
I _{DD} (LSI) ⁽²⁾	LSI oscillator power consumption	-	-	110	180	nA

^{1.} Guaranteed by characterization results.

6.3.9 PLL characteristics

The parameters given in *Table 62* are derived from tests performed under temperature and V_{DD} supply voltage conditions summarized in *Table 23: General operating conditions*.



DocID025977 Rev 6

^{2.} Guaranteed by design.

Table 62. PLL, PLLSAI1, PLLSAI2 characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
f	PLL input clock ⁽²⁾	-	4	-	16	MHz	
f _{PLL_IN}	PLL input clock duty cycle	-	45	-	55	%	
f	PLL multiplier output clock P	Voltage scaling Range 1	2.0645	-	80	MHz	
f _{PLL_P_OUT}	PLL multiplier output clock P	Voltage scaling Range 2	2.0645	-	26	IVIITZ	
f	DLL multiplior output clock O	Voltage scaling Range 1	8	-	80	MHz	
f _{PLL_Q_OUT}	PLL multiplier output clock Q	Voltage scaling Range 2	8	-	26	IVIIIZ	
£	PLL multiplier output clock R	Voltage scaling Range 1	8	-	80	MHz	
f _{PLL_R_OUT}		Voltage scaling Range 2	8	-	26	IVIIIZ	
f	PLL VCO output	Voltage scaling Range 1	64	-	344	MHz	
f _{VCO_OUT}		Voltage scaling Range 2	64	-	128	IVIIIZ	
t _{LOCK}	PLL lock time	-	-	15	40	μs	
littor	RMS cycle-to-cycle jitter	System sleek 90 MLIz	-	40	-	Lno	
Jitter	RMS period jitter	- System clock 80 MHz	-	30	±ps		
		VCO freq = 64 MHz	-	150	200		
I _{DD} (PLL)	PLL power consumption on $V_{DD}^{(1)}$	VCO freq = 96 MHz	-	200	260	μΑ	
		VCO freq = 192 MHz	-	300	380		
		VCO freq = 344 MHz	-	520	650		

^{1.} Guaranteed by design.

6.3.10 Flash memory characteristics

Table 63. Flash memory characteristics⁽¹⁾

Symbol	Parameter	Conditions	Тур	Max	Unit
t _{prog}	64-bit programming time	-	81.69	90.76	μs
+	one row (32 double	normal programming	2.61	2.90	
^l prog_row	word) programming time	fast programming	1.91	2.12	
	one page (2 Kbyte) programming time	normal programming	20.91	23.24	ms
^l prog_page		fast programming	15.29	16.98	
t _{ERASE}	Page (2 KB) erase time	-	22.02	24.47	
+	one bank (512 Kbyte)	normal programming	5.35	5.95	
^T prog_bank	programming time	fast programming	3.91	4.35	S
t _{ME}	Mass erase time (one or two banks)	-	22.13	24.59	ms



Take care of using the appropriate division factor M to obtain the specified PLL input clock values. The M factor is shared between the 3 PLLs.

Table 63. Flash memory characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Тур	Max	Unit
	Average consumption from V _{DD}	Write mode	3.4	-	
		Erase mode	3.4	-	mA
IDD	Maximum current (peak)	Write mode	7 (for 2 µs)	-	ША
		Erase mode	7 (for 41 μs)	-	

^{1.} Guaranteed by design.

Table 64. Flash memory endurance and data retention

Symbol	Parameter	Conditions	Min ⁽¹⁾	Unit
N _{END}	Endurance	T _A = -40 to +105 °C	10	kcycles
		1 kcycle ⁽²⁾ at T _A = 85 °C	30	
	Data retention	1 kcycle ⁽²⁾ at T _A = 105 °C	15	
4		1 kcycle ⁽²⁾ at T _A = 125 °C	7	Vooro
t _{RET}		10 kcycles ⁽²⁾ at T _A = 55 °C	30	Years
		10 kcycles ⁽²⁾ at T _A = 85 °C	15	İ
		10 kcycles ⁽²⁾ at T _A = 105 °C	10	

^{1.} Guaranteed by characterization results.

^{2.} Cycling performed over the whole temperature range.

6.3.11 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 65*. They are based on the EMS levels and classes defined in application note AN1709.

Symbol	Parameter	Conditions	Level/ Class
V _{FESD}	Voltage limits to be applied on any I/O pin to induce a functional disturbance	V_{DD} = 3.3 V, T_{A} = +25 °C, f_{HCLK} = 80 MHz, conforming to IEC 61000-4-2	3B
V _{EFTB}	Fast transient voltage burst limits to be applied through 100 pF on V _{DD} and V _{SS} pins to induce a functional disturbance	V _{DD} = 3.3 V, T _A = +25 °C, f _{HCLK} = 80 MHz, conforming to IEC 61000-4-4	4A

Table 65. EMS characteristics

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- · Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Max vs. [f_{HSE}/f_{HCLK}] Monitored **Symbol Parameter Conditions** Unit frequency band $f_{MSI} = 24 \text{ MHz}$ 8 MHz / 80 MHz 0.1 MHz to 30 MHz 2 $V_{DD} = 3.6 \text{ V}, T_A = 25 ^{\circ}\text{C},$ 3 30 MHz to 130 MHz -8 dBµV LQFP144 package Peak level S_{FMI} compliant with 130 MHz to 1 GHz -10 14 IEC 61967-2 1.5 EMI Level 3.5

Table 66. EMI characteristics

6.3.12 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the ANSI/JEDEC standard.

Table 67. ESD absolute maximum ratings

Symbol	Ratings	Conditions	Class	Maximum value ⁽¹⁾	Unit
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	T _A = +25 °C, conforming to ANSI/ESDA/JEDEC JS-001	2	2000	V
V _{ESD(CDM)}	Electrostatic discharge voltage (charge device model)	T _A = +25 °C, conforming to ANSI/ESD STM5.3.1	C3	250	V

^{1.} Guaranteed by characterization results.



DocID025977 Rev 6

STM32L486xx Electrical characteristics

Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 68. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	T _A = +105 °C conforming to JESD78A	II level A ⁽¹⁾

^{1.} Negative injection is limited to -30 mA for PF0, PF1, PG6, PG7, PG8, PG12, PG13, PG14.

6.3.13 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DDIOx} (for standard, 3.3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of the -5 μ A/+0 μ A range) or other functional failure (for example reset occurrence or oscillator frequency deviation).

The characterization results are given in *Table 69*.

Negative induced leakage current is caused by negative injection and positive induced leakage current is caused by positive injection.

Table 69. I/O current injection susceptibility

Symbol	Description	Func susce	Unit	
	Description	Negative injection	Positive injection	Oilit
	Injected current on BOOT0 pin	-0	0	
I _{INJ}	Injected current on pins except PA4, PA5, BOOT0	-5	N/A ⁽¹⁾	mA
	Injected current on PA4, PA5 pins	-5	0	

^{1.} Injection is not possible.

Downloaded from Arrow.com.



6.3.14 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 70* are derived from tests performed under the conditions summarized in *Table 23: General operating conditions*. All I/Os are designed as CMOS- and TTL-compliant (except BOOT0).

Table 70. I/O static characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	I/O input low level voltage except BOOT0	1.62 V <v<sub>DDIOx<3.6 V</v<sub>	-	-	0.3xV _{DDIOx} ⁽²⁾	
V _{IL} ⁽¹⁾	I/O input low level voltage except BOOT0	1.62 V <v<sub>DDIOx<3.6 V</v<sub>	-	-	0.39xV _{DDIOx} -0.06 ⁽³⁾	V
	I/O input low level voltage except BOOT0 1.08 V <v<sub>DDIOx<1.62 V</v<sub>		-	-	0.43xV _{DDIOx} -0.1 ⁽³⁾	
	BOOT0 I/O input low level voltage	1.62 V <v<sub>DDIOx<3.6 V</v<sub>	-	-	0.17xV _{DDIOx} ⁽³⁾	
	I/O input high level voltage except BOOT0	1.62 V <v<sub>DDIOx<3.6 V</v<sub>	0.7xV _{DDIOx} ⁽²⁾	-	-	
V _{IH} ⁽¹⁾	I/O input high level voltage except BOOT0	1.62 V <v<sub>DDIOx<3.6 V</v<sub>	0.49xV _{DDIOX} +0.26 ⁽³⁾	-	-	V
	I/O input high level voltage except BOOT0	1.08 V <v<sub>DDIOx<1.62 V</v<sub>	0.61xV _{DDIOX} +0.05 ⁽³⁾	-	-	
	BOOT0 I/O input high level voltage	1.62 V <v<sub>DDIOx<3.6 V</v<sub>	0.77xV _{DDIOX} ⁽³⁾	-	-	
(2)	TT_xx, FT_xxx and NRST I/O input hysteresis	1.62 V <v<sub>DDIOx<3.6 V</v<sub>	-	200	-	
V _{hys} ⁽³⁾	FT_sx	1.08 V <v<sub>DDIOx<1.62 V</v<sub>	-	150	-	mV
	BOOT0 I/O input hysteresis	1.62 V <v<sub>DDIOx<3.6 V</v<sub>	-	200	-	



Table 70. I/O static characteristics (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		$V_{IN} \le Max(V_{DDXXX})^{(6)(7)}$	-	-	±100	
	FT_xx input leakage current ⁽³⁾⁽⁵⁾	$\begin{aligned} &Max(V_{DDXXX}) \leq V_{IN} \leq \\ &Max(V_{DDXXX}) + 1 \ V^{(6)(7)} \end{aligned}$	-	-	650	
		$Max(V_{DDXXX})+1 V < VIN \le 5.5 V^{(6)(7)}$	-	-	200	
		$V_{IN} \le Max(V_{DDXXX})$ $(6)(7)$	-	-	±150	
I _{lkg} ⁽⁴⁾	FT_lu, FT_u and PC3 I/O	$\begin{aligned} &Max(V_{DDXXX}) \leq V_{IN} \leq \\ &Max(V_{DDXXX}) + 1 \; V^{(6)(7)} \end{aligned}$	-	-	2500 ⁽³⁾	nA
		$Max(V_{DDXXX})+1 V < VIN \le 5.5 V^{(6)(7)}$	-	-	250	
	TT_xx input leakage current	$V_{IN} \le Max(V_{DDXXX})^{(6)}$	-	-	±150	
			-	-	2000 ⁽³⁾	
	OPAMPx_VINM (x=1,2) dedicated input leakage current (UFBGA132 only)	-	-	-	(8)	
R _{PU}	Weak pull-up equivalent resistor (9)	V _{IN} = V _{SS}	25	40	55	kΩ
R _{PD}	Weak pull-down equivalent resistor ⁽⁹⁾	$V_{IN} = V_{DDIOx}$	25	40	55	kΩ
C _{IO}	I/O pin capacitance	-	-	5	-	pF

- 1. Refer to Figure 25: I/O input characteristics.
- 2. Guaranteed by test in production.
- 3. Guaranteed by design.
- 4. This value represents the pad leakage of the IO itself. The total product pad leakage is provided by this formula: $I_{Total_Ileak_max} = 10 \ \mu A + [number of IOs where V_{IN} is applied on the pad] x I_{lkg}(Max)$.
- 5. All FT_xx GPIOs except FT_lu, FT_u and PC3.
- 6. Max(V_{DDXXX}) is the maximum value of all the I/O supplies. Refer to *Table: Legend/Abbreviations used in the pinout table*.
- To sustain a voltage higher than MIN(V_{DD}, V_{DDA}, V_{DDIO2}, V_{DDUSB}, V_{LCD}) +0.3 V, the internal Pull-up and Pull-Down resistors must be disabled.
- 8. Refer to I_{bias} in Table 86: OPAMP characteristics for the values of the OPAMP dedicated input leakage current.
- Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimal (~10% order).

All I/Os are CMOS- and TTL-compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements is shown in *Figure 25* for standard I/Os, and in *Figure 25* for 5 V tolerant I/Os.




Figure 25. I/O input characteristics

Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to ± 8 mA, and sink or source up to ± 20 mA (with a relaxed V_{OL}/V_{OH}).

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 6.2*:

- The sum of the currents sourced by all the I/Os on V_{DDIOX}, plus the maximum consumption of the MCU sourced on V_{DD}, cannot exceed the absolute maximum rating ΣI_{VDD} (see *Table 20: Voltage characteristics*).
- The sum of the currents sunk by all the I/Os on V_{SS} , plus the maximum consumption of the MCU sunk on V_{SS} , cannot exceed the absolute maximum rating ΣI_{VSS} (see *Table 20: Voltage characteristics*).

Output voltage levels

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 23: General operating conditions*. All I/Os are CMOS- and TTL-compliant (FT OR TT unless otherwise specified).

Table 71. Output voltage characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
V _{OL}	Output low level voltage for an I/O pin	CMOS port ⁽²⁾	-	0.4	
V _{OH}	Output high level voltage for an I/O pin	I _{IO} = 8 mA V _{DDIOx} ≥ 2.7 V	V _{DDIOx} -0.4	-	
V _{OL} ⁽³⁾	Output low level voltage for an I/O pin	TTL port ⁽²⁾	-	0.4	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	I _{IO} = 8 mA V _{DDIOx} ≥ 2.7 V	2.4	-	
V _{OL} ⁽³⁾	Output low level voltage for an I/O pin	I _{IO} = 20 mA	-	1.3	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	V _{DDIOx} ≥ 2.7 V	V _{DDIOx} -1.3	-	
V _{OL} ⁽³⁾	Output low level voltage for an I/O pin	I _{IO} = 4 mA	-	0.45	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	V _{DDIOx} ≥ 1.62 V	V _{DDIOx} -0.45	-	V
V _{OL} ⁽³⁾	Output low level voltage for an I/O pin	I _{IO} = 2 mA	-	0.35_xV_{DDIOx}	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	1.62 V ≥ V _{DDIOx} ≥ 1.08 V	0.65 _x V _{DDIOx}	-	
		I _{IO} = 20 mA V _{DDIOx} ≥ 2.7 V	-	0.4	
V _{OLFM+}	Output low level voltage for an FT I/O pin in FM+ mode (FT I/O with "f" $ I_{IO} = 10 \text{ mA}$ $ V_{DDIOx} \ge 1.62 \text{ V}$		-	0.4	
	option)	I _{IO} = 2 mA 1.62 V ≥ V _{DDIOx} ≥ 1.08 V	-	0.4	

The I_{IO} current sourced or sunk by the device must always respect the absolute maximum rating specified in Table 20: Voltage characteristics, and the sum of the currents sourced or sunk by all the I/Os (I/O ports and control pins) must always respect the absolute maximum ratings ΣI_{IO}.

Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 26* and *Table 72*, respectively.

Unless otherwise specified, the parameters given are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 23: General operating conditions*.

^{2.} TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

^{3.} Guaranteed by design.

Table 72. I/O AC characteristics⁽¹⁾⁽²⁾

Speed	Symbol	Parameter	Conditions	Min	Max	Unit
			C=50 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	5	
			C=50 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	1	
	Fmay	Maximum fraguancy	C=50 pF, 1.08 V≤V _{DDIOx} ≤1.62 V	-	0.1	MLI
	Fmax	Maximum frequency	C=10 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	10	MHz
			C=10 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	1.5	
00			C=10 pF, 1.08 V≤V _{DDIOx} ≤1.62 V	-	0.1	
00			C=50 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	25	
			C=50 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	52	
	Tr/Tf	Output rice and fall time	C=50 pF, 1.08 V≤V _{DDIOx} ≤1.62 V	-	140	200
	11711	Output rise and fall time	C=10 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	17	ns
			C=10 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	37	
			C=10 pF, 1.08 V≤V _{DDIOx} ≤1.62 V	-	110	
			C=50 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	25	
			C=50 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	10	
	Fmax	Maximum fraguanov	C=50 pF, 1.08 V≤V _{DDIOx} ≤1.62 V	-	1	
	Fillax	Maximum frequency	C=10 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	50	MHz
			C=10 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	15	1
01			C=10 pF, 1.08 V≤V _{DDIOx} ≤1.62 V	-	1	
01			C=50 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	9	
			C=50 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	16	- ns
	Tr/Tf	Output rise and fall time	C=50 pF, 1.08 V≤V _{DDIOx} ≤1.62 V	-	40	
	11/11	Output rise and fall time	C=10 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	4.5	
			C=10 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	9	
			C=10 pF, 1.08 V≤V _{DDIOx} ≤1.62 V	-	21	

Table 72. I/O AC characteristics⁽¹⁾⁽²⁾ (continued)

Speed	Symbol	Parameter	Conditions	Min	Max	Unit		
			C=50 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	50			
			C=50 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	25			
		Maximum francisco	C=50 pF, 1.08 V≤V _{DDIOx} ≤1.62 V	-	5	NAL 1-		
	Fmax	Maximum frequency	C=10 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	100 ⁽³⁾	MHz		
			C=10 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	37.5			
40			C=10 pF, 1.08 V≤V _{DDIOx} ≤1.62 V	-	5			
10			C=50 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	5.8			
		Output rise and fall time	C=50 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	11			
	T.,/Tf		C=50 pF, 1.08 V≤V _{DDIOx} ≤1.62 V	-	28			
	Tr/Tf		C=10 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	2.5	ns		
			C=10 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	5			
			C=10 pF, 1.08 V≤V _{DDIOx} ≤1.62 V	-	12			
			C=30 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	120 ⁽³⁾			
			C=30 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	50			
			C=30 pF, 1.08 V≤V _{DDIOx} ≤1.62 V	-	10	NAL 1-		
	Fmax	Maximum frequency	C=10 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	180 ⁽³⁾	MHz		
11			C=10 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	75			
			C=10 pF, 1.08 V≤V _{DDIOx} ≤1.62 V	-	10			
			C=30 pF, 2.7 V≤V _{DDIOx} ≤3.6 V	-	3.3			
	Tr/Tf	Output rise and fall time	C=30 pF, 1.62 V≤V _{DDIOx} ≤2.7 V	-	6	ns		
		·	C=30 pF, 1.08 V≤V _{DDIOx} ≤1.62 V	-	16			
	Fmax	Maximum frequency	C-50 = 5 4 C \ / 2 / 2 C \ /	-	1	MHz		
Fm+	Tf	Output fall time ⁽⁴⁾	C=50 pF, 1.6 V≤V _{DDIOx} ≤3.6 V	-	5	ns		

The I/O speed is configured using the OSPEEDRy[1:0] bits. The Fm+ mode is configured in the SYSCFG_CFGR1 register. Refer to the RM0351 reference manual for a description of GPIO Port configuration register.

^{2.} Guaranteed by design.

^{3.} This value represents the I/O capability but the maximum system frequency is limited to 80 MHz.

^{4.} The fall time is defined between 70% and 30% of the output waveform accordingly to I²C specification.

10% 90% 509 t_{f(IO)out} tr(IO)out Maximum frequency is achieved if (t_f+ t_f (\leq 2/3)T and if the duty cycle is (45-55%) when loaded by the specified capacitance. MS32132V2

Figure 26. I/O AC characteristics definition⁽¹⁾

Electrical characteristics

1. Refer to Table 72: I/O AC characteristics.

6.3.15 **NRST** pin characteristics

The NRST pin input driver uses the CMOS technology. It is connected to a permanent pullup resistor, R_{PU}.

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in Table 23: General operating conditions.

Table 73. NRST pin characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL(NRST)}	NRST input low level voltage	-	-	-	0.3 _x V _{DDIOx}	V
V _{IH(NRST)} NRST input high level voltage		-	0.7 _x V _{DDIOx}	-	-	v
V _{hys(NRST)}	NRST Schmitt trigger voltage hysteresis	-	-	200	-	mV
R _{PU}	Weak pull-up equivalent resistor ⁽²⁾	V _{IN} = V _{SS}	25	40	55	kΩ
V _{F(NRST)}	NRST input filtered pulse	-	-	-	70	ns
V _{NF(NRST)}	NRST input not filtered pulse	1.71 V ≤ V _{DD} ≤ 3.6 V	350	-	-	ns

^{1.} Guaranteed by design.

DocID025977 Rev 6

^{2.} The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimal (~10% order).




Figure 27. Recommended NRST pin protection

- 1. The reset network protects the device against parasitic resets.
- 2. The user must ensure that the level on the NRST pin can go below the V_{IL(NRST)} max level specified in *Table 73: NRST pin characteristics*. Otherwise the reset will not be taken into account by the device.
- 3. The external capacitor on NRST must be placed as close as possible to the device.

6.3.16 Extended interrupt and event controller input (EXTI) characteristics

The pulse on the interrupt input must have a minimal length in order to guarantee that it is detected by the event controller.

Table 74. EXTI Input Characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
PLEC	Pulse length to event controller	-	20	-	-	ns

^{1.} Guaranteed by design.

6.3.17 Analog switches booster

Table 75. Analog switches booster characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Unit
V _{DD}	Supply voltage	1.62	-	3.6	V
t _{SU(BOOST)}	Booster startup time	-	-	240	μs
	Booster consumption for 1.62 V ≤ V _{DD} ≤ 2.0 V	-	-	250	
I _{DD(BOOST)}	Booster consumption for 2.0 V ≤ V _{DD} ≤ 2.7 V	-	-	500	μΑ
	Booster consumption for 2.7 V ≤ V _{DD} ≤ 3.6 V	-	-	900	

^{1.} Guaranteed by design.

6.3.18 Analog-to-Digital converter characteristics

Unless otherwise specified, the parameters given in *Table 76* are preliminary values derived from tests performed under ambient temperature, f_{PCLK} frequency and V_{DDA} supply voltage conditions summarized in *Table 23: General operating conditions*.

Note: It is recommended to perform a calibration after each power-up.

Table 76. ADC characteristics⁽¹⁾ (2)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DDA}	Analog supply voltage	-	1.62	-	3.6	V
V	Docitive reference veltage	V _{DDA} ≥ 2 V	2	-	V_{DDA}	V
V_{REF+}	Positive reference voltage	V _{DDA} < 2 V		V _{DDA}		V
V _{REF-}	Negative reference voltage	-		V _{SSA}		V
	ADC alask framusansu	Range 1	0.14	-	80	N 41 1-
f _{ADC}	ADC clock frequency	Range 2	0.14	-	26	MHz
		Resolution = 12 bits	-	-	5.33	
	Sampling rate for FAST	Resolution = 10 bits	-	-	6.15	
	channels	Resolution = 8 bits	-	-	7.27	
•		Resolution = 6 bits	-	-	8.88	Mana
f_s	Sampling rate for SLOW channels	Resolution = 12 bits	-	-	4.21	Msps
		Resolution = 10 bits	-	-	4.71	
		Resolution = 8 bits	-	-	5.33	
		Resolution = 6 bits	-	-	6.15	
f_{TRIG}	External trigger frequency	f _{ADC} = 80 MHz Resolution = 12 bits	-	-	5.33	MHz
11410		Resolution = 12 bits	-	-	15	1/f _{ADC}
V _{AIN} ⁽³⁾	Conversion voltage range(2)	-	0	-	V _{REF+}	V
R _{AIN}	External input impedance	-	-	-	50	kΩ
C_{ADC}	Internal sample and hold capacitor	-	-	5	-	pF
t _{STAB}	Power-up time	-		1		conversion cycle
	Oalibaatiaa tiaa	f _{ADC} = 80 MHz		1.45		μs
t _{CAL}	Calibration time	-		116		1/f _{ADC}
	Trianganany	CKMODE = 00	1.5	2	2.5	
	Trigger conversion latency Regular and	CKMODE = 01	-	-	2.0	4.15
t_{LATR}	injected channels without conversion abort	CKMODE = 10	-	-	2.25	1/f _{ADC}
	conversion abort	CKMODE = 11	-	-	2.125	



DocID025977 Rev 6

Table 76. ADC characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	Triangananananaian	CKMODE = 00	2.5	3	3.5	
4	Trigger conversion latency Injected channels	CKMODE = 01	-	-	3.0	1 /F
^t LATRINJ	aborting a regular conversion	CKMODE = 10	-	-	3.25	1/f _{ADC}
		CKMODE = 11	-	-	3.125	
+	Sampling time	f _{ADC} = 80 MHz	0.03125	-	8.00625	μs
t _s	Sampling time	-	2.5	-	640.5	1/f _{ADC}
t _{ADCVREG_STUP}	ADC voltage regulator start-up time	-			20	μs
	Total conversion time	f _{ADC} = 80 MHz Resolution = 12 bits	0.1875	-	8.1625	μs
t _{CONV}	(including sampling time)	Resolution = 12 bits	success	ts + 12.5 cycles for successive approximation = 15 to 653		
		fs = 5 Msps	-	730	830	
$I_{DDA}(ADC)$	ADC consumption from the V _{DDA} supply	fs = 1 Msps	-	160	220	μΑ
	THE TODA COPPLY	fs = 10 ksps	-	16	50	
	ADC consumption from	fs = 5 Msps	-	130	160	
$I_{DDV_S}(ADC)$	the V _{REF+} single ended	fs = 1 Msps	-	30	40	μΑ
	mode	fs = 10 ksps	-	0.6	2	
	ADC consumption from	fs = 5 Msps	-	260	310	
$I_{DDV_D}(ADC)$	the V _{REF+} differential	fs = 1 Msps	-	60	70	μΑ
	mode	fs = 10 ksps	-	1.3	3	

^{1.} Guaranteed by design

The maximum value of R_{AIN} can be found in *Table 77: Maximum ADC RAIN*.

^{2.} The I/O analog switch voltage booster is enable when V_{DDA} < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when V_{DDA} < 2.4V). It is disable when $V_{DDA} \ge 2.4$ V.

V_{REF+} can be internally connected to V_{DDA} and V_{REF-} can be internally connected to V_{SSA}, depending on the package. Refer to Section 4: Pinouts and pin description for further details.

Table 77. Maximum ADC R_{AIN}⁽¹⁾⁽²⁾

Resolution	Sampling cycle	Sampling time [ns]	R _{AIN} n	nax (Ω)
Resolution	@80 MHz	@80 MHz	Fast channels ⁽³⁾	Slow channels ⁽⁴⁾
	2.5	31.25	100	N/A
	6.5	81.25	330	100
	12.5	156.25	680	470
10 hito	24.5	306.25	1500	1200
12 bits	47.5	593.75	2200	1800
	92.5	1156.25	4700	3900
	247.5	3093.75	12000	10000
	640.5	8006.75	39000	33000
	2.5	31.25	120	N/A
	6.5	81.25	390	180
	12.5	156.25	820	560
40 hita	24.5	306.25	1500	1200
10 bits	47.5	593.75	2200	1800
	92.5	1156.25	5600	4700
	247.5	3093.75	12000	10000
	640.5	8006.75	47000	39000
	2.5	31.25	180	N/A
	6.5	81.25	470	270
	12.5	156.25	1000	680
0 1-4-	24.5	306.25	1800	1500
8 bits	47.5	593.75	2700	2200
	92.5	1156.25	6800	5600
	247.5	3093.75	15000	12000
	640.5	8006.75	50000	50000
	2.5	31.25	220	N/A
	6.5	81.25	560	330
	12.5	156.25	1200	1000
6 hita	24.5	306.25	2700	2200
6 bits	47.5	593.75	3900	3300
	92.5	1156.25	8200	6800
	247.5	3093.75	18000	15000
	640.5	8006.75	50000	50000

^{1.} Guaranteed by design.



DocID025977 Rev 6

2. The I/O analog switch voltage booster is enable when V_{DDA} < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when V_{DDA} < 2.4V). It is disable when $V_{DDA} \ge 2.4$ V.

- 3. Fast channels are: PC0, PC1, PC2, PC3, PA0.
- 4. Slow channels are: all ADC inputs except the fast channels.



Table 78. ADC accuracy - limited test conditions 1⁽¹⁾⁽²⁾⁽³⁾

Sym- bol	Parameter	(Conditions ⁽⁴)	Min	Тур	Max	Unit
			Single	Fast channel (max speed)	-	4	5	
ET	Total		ended	Slow channel (max speed)	-	4	5	
_ = '	unadjusted error		Differential	Fast channel (max speed)	-	3.5	4.5	
			Dillerential	Slow channel (max speed)	-	3.5	4.5	
			Single	Fast channel (max speed)	-	1	2.5	
EO	Offset		ended	Slow channel (max speed)	-	1	2.5	
E0	error		Differential	Fast channel (max speed)	-	1.5	2.5	
			Differential -	Slow channel (max speed)	-	1.5	2.5	
			Single	Fast channel (max speed)	-	2.5	4.5	
EG Gain error		ended	Slow channel (max speed)	-	2.5	4.5	LOD	
EG	LG Gaillelloi		Differential	Fast channel (max speed)	-	2.5	3.5	LSB
		al	Differential	Slow channel (max speed)	-	2.5	3.5	
	Differential linearity error		Single	Fast channel (max speed)	-	1	1.5	
l I			ended	Slow channel (max speed)	-	1	1.5	
ED		ADC clock frequency ≤	Differential	Fast channel (max speed)	-	1	1.2	
		80 MHz, Sampling rate ≤ 5.33 Msps, V _{DDA} = VREF+ = 3 V, TA = 25 °C	Dillerential	Slow channel (max speed)	-	1	1.2	
			Single ended	Fast channel (max speed)	-	1.5	2.5	
EL	Integral			Slow channel (max speed)	-	1.5	2.5	
	linearity error		Differential	Fast channel (max speed)	-	1	2	
			Dillerential	Slow channel (max speed)	-	1	2	
			Single	Fast channel (max speed)	10.4	10.5	-	
ENOB	Effective number of		ended	Slow channel (max speed)	10.4	10.5	-	bits
LINOB	bits		Differential	Fast channel (max speed)	10.8	10.9	-	טונס
			Dillerential	Slow channel (max speed)	10.8	10.9	-	
	Cianal to		Single	Fast channel (max speed)	64.4	65	-	
SINAD	Signal-to- noise and		ended	Slow channel (max speed)	64.4	65	-	
SINAD	distortion ratio		Differential	Fast channel (max speed)	66.8	67.4	-	dB
	Tatio		Dillerential	Slow channel (max speed)	66.8	67.4	-	
			Single	Fast channel (max speed)	65	66	ı	uБ
SNR	Signal-to-		ended	Slow channel (max speed)	65	66	ı	
CIVIX	noise ratio		Differential	Fast channel (max speed)	67	68	-	
			Dilloreritial	Slow channel (max speed)	67	68	-	



Table 78. ADC accuracy - limited test conditions $1^{(1)(2)(3)}$ (continued)

Sym- bol	Parameter	C	Min	Тур	Max	Unit		
		ADC clock frequency ≤	Single	Fast channel (max speed)	-	-74	-73	
THD	Total harmonic	80 MHz, Sampling rate ≤ 5.33 Msps, · V _{DDA} = V _{REF+} = 3 V, TA = 25 °C	ended	Slow channel (max speed)	-	-74	-73	dB
	distortion		Differential	Fast channel (max speed)	-	-79	-76	uБ
				Slow channel (max speed)	-	-79	-76	

- 1. Guaranteed by design.
- 2. ADC DC accuracy values are measured after internal calibration.
- 3. ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
- 4. The I/O analog switch voltage booster is enable when V_{DDA} < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when V_{DDA} < 2.4 V). It is disable when $V_{DDA} \ge 2.4$ V. No oversampling.



Table 79. ADC accuracy - limited test conditions 2⁽¹⁾⁽²⁾⁽³⁾

Sym- bol	Parameter	(Conditions ⁽⁴)	Min	Тур	Max	Unit
			Single	Fast channel (max speed)	-	4	6.5	
ET	Total		ended	Slow channel (max speed)	-	4	6.5	
_ = '	unadjusted error		Differential -	Fast channel (max speed)	-	3.5	5.5	
				Slow channel (max speed)	-	3.5	5.5	
			Single	Fast channel (max speed)	-	1	4.5	
EO	Offset		ended	Slow channel (max speed)	-	1	5	
	error		Differential	Fast channel (max speed)	-	1.5	3	
			Dilicicitiai	Slow channel (max speed)	-	1.5	3	
			Single	Fast channel (max speed)	-	2.5	6	
EC	EG Gain error		ended	Slow channel (max speed)	-	2.5	6	LSB
EG	Gain enoi		Differential	Fast channel (max speed)	-	2.5	3.5	LSB
		 - 	Dillerential	Slow channel (max speed)	-	2.5	3.5	
	Differential ED linearity error		Single	Fast channel (max speed)	-	1	1.5	
			ended	Slow channel (max speed)	-	1	1.5	
		ADC clock frequency ≤	Differential	Fast channel (max speed)	-	1	1.2	
		80 MHz, Sampling rate ≤ 5.33 Msps, 2 V ≤ V _{DDA}	Silicitation	Slow channel (max speed)	-	1	1.2	
			Single ended	Fast channel (max speed)	-	1.5	3.5	
EL	Integral linearity			Slow channel (max speed)	-	1.5	3.5	
	error		Differential	Fast channel (max speed)	-	1	3	
			Differential	Slow channel (max speed)	-	1	2.5	
			Single	Fast channel (max speed)	10	10.5	-	
ENOB	Effective number of		ended	Slow channel (max speed)	10	10.5	-	bits
LINOB	bits		Differential	Fast channel (max speed)	10.7	10.9	-	טונס
			Dillerential	Slow channel (max speed)	10.7	10.9	-	
	Cianal to		Single	Fast channel (max speed)	62	65	-	
SINAD	Signal-to- noise and		ended	Slow channel (max speed)	62	65	-	
SINAD	distortion ratio		Differential	Fast channel (max speed)	66	67.4	-	4D
	Tatio		Dillerential	Slow channel (max speed)	66	67.4	-	
			Single	Fast channel (max speed)	64	66	-	dB
SNR	Signal-to-		ended	Slow channel (max speed)	64	66	-	
SINK	noise ratio		Differential	Fast channel (max speed)	66.5	68	-	
			וופופווומן	Slow channel (max speed)	66.5	68	-	



Table 79. ADC accuracy - limited test conditions $2^{(1)(2)(3)}$ (continued)

Sym- bol	Parameter	C	Min	Тур	Max	Unit		
		ADC clock frequency ≤	Single	Fast channel (max speed)	-	-74	-65	
THD ha	Total	80 MHz, Sampling rate ≤ 5.33 Msps,	ended	Slow channel (max speed)	1	-74	-67	dB
	harmonic distortion		Differential	Fast channel (max speed)	-	-79	-70	uБ
				Slow channel (max speed)	-	-79	-71	

- 1. Guaranteed by design.
- 2. ADC DC accuracy values are measured after internal calibration.
- 3. ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
- 4. The I/O analog switch voltage booster is enable when V_{DDA} < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when V_{DDA} < 2.4 V). It is disable when $V_{DDA} \ge 2.4$ V. No oversampling.



Table 80. ADC accuracy - limited test conditions 3⁽¹⁾⁽²⁾⁽³⁾

Sym- bol	Parameter	(Conditions ⁽⁴)	Min	Тур	Max	Unit
			Single	Fast channel (max speed)	-	5.5	7.5	
	Total		ended	Slow channel (max speed)	-	4.5	6.5	
ET	unadjusted error		Differential	Fast channel (max speed)	-	4.5	7.5	
			Differential	Slow channel (max speed)	-	4.5	5.5	
			Single	Fast channel (max speed)	-	2	5	
EO	Offset		ended	Slow channel (max speed)	-	2.5	5	
E0	error		Differential	Fast channel (max speed)	-	2	3.5	
			Differential -	Slow channel (max speed)	-	2.5	3	
			Single	Fast channel (max speed)	-	4.5	7	
EG	Gain error		ended	Slow channel (max speed)	-	3.5	6	LSB
EG	Gain enoi		Differential	Fast channel (max speed)	-	3.5	4	LSB
		_	Dillerential	Slow channel (max speed)	-	3.5	5	
	D		Single	Fast channel (max speed)	-	1.2	1.5	-
Differenti ED linearity	Differential		ended	Slow channel (max speed)	-	1.2	1.5	
	error	ADC clock frequency ≤ 80 MHz,	Differential	Fast channel (max speed)	-	1	1.2	
		Sampling rate ≤ 5.33 Msps, $1.65 \text{ V} \leq \text{V}_{\text{DDA}} = \text{V}_{\text{REF+}} \leq$ 3.6 V, Voltage scaling Range 1		Slow channel (max speed)	-	1	1.2	
			Single ended	Fast channel (max speed)	-	3	3.5	
EL	Integral linearity			Slow channel (max speed)	-	2.5	3.5	
LL	error		Differential	Fast channel (max speed)	-	2	2.5	
			Dillerential	Slow channel (max speed)	-	2	2.5	
			Single	Fast channel (max speed)	10	10.4	-	
ENOB	Effective number of		ended	Slow channel (max speed)	10	10.4	ı	bits
LINOD	bits		Differential	Fast channel (max speed)	10.6	10.7	-	Dita
			Dilicicitiai	Slow channel (max speed)	10.6	10.7	ı	
	Signal-to-		Single	Fast channel (max speed)	62	64	ı	
SINAD	noise and		ended	Slow channel (max speed)	62	64	ı	
OIIVAD	distortion		Differential	Fast channel (max speed)	65	66	ı	
ratio		Dillerential	Slow channel (max speed)	65	66	ı	dB	
			Single	Fast channel (max speed)	63	65	-	45
SNR	Signal-to-	- io	ended	Slow channel (max speed)	63	65	-	
CIVIC	noise ratio		Differential -	Fast channel (max speed)	66	67	ı	
			Dinordinal	Slow channel (max speed)	66	67	-	



Table 80. ADC accuracy - limited test conditions $3^{(1)(2)(3)}$ (continued)

Sym- bol	Parameter	Conditions ⁽⁴⁾					Max	Unit
THD	Total harmonic distortion	ADC clock frequency ≤ 80 MHz, Sampling rate ≤ 5.33 Msps, 1.65 V ≤ V _{DDA} = V _{REF+} ≤ 3.6 V, Voltage scaling Range 1	Single ended	Fast channel (max speed)	-	-69	-67	dB
				Slow channel (max speed)	-	-71	-67	
			Differential	Fast channel (max speed)	-	-72	-71	
				Slow channel (max speed)	-	-72	-71	

- 1. Guaranteed by design.
- 2. ADC DC accuracy values are measured after internal calibration.
- ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this
 significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a
 Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
- 4. The I/O analog switch voltage booster is enable when V_{DDA} < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when V_{DDA} < 2.4 V). It is disable when $V_{DDA} \ge 2.4$ V. No oversampling.

477

Table 81. ADC accuracy - limited test conditions 4⁽¹⁾⁽²⁾⁽³⁾

Sym- bol	Parameter	Conditions ⁽⁴⁾			Min	Тур	Max	Unit
		ADC clock frequency ≤ 26 MHz, 1.65 V ≤ V _{DDA} = VREF+ ≤ 3.6 V, Voltage scaling Range 2	Single ended	Fast channel (max speed)	-	5	5.4	- LSB
ET	Total unadjusted error			Slow channel (max speed)	-	4	5	
			Differential	Fast channel (max speed)	-	4	5	
				Slow channel (max speed)	-	3.5	4.5	
EO	Offset error		Single ended	Fast channel (max speed)	-	2	4	
				Slow channel (max speed)	-	2	4	
			Differential	Fast channel (max speed)	-	2	3.5	
				Slow channel (max speed)	-	2	3.5	
EG	Gain error		Single ended	Fast channel (max speed)	-	4	4.5	
				Slow channel (max speed)	-	4	4.5	
			Differential	Fast channel (max speed)	-	3	4	
				Slow channel (max speed)	-	3	4	
	Differential linearity error		Single ended	Fast channel (max speed)	-	1	1.5	
ED				Slow channel (max speed)	-	1	1.5	
ED			Differential	Fast channel (max speed)	-	1	1.2	
				Slow channel (max speed)	-	1	1.2	
EL	Integral linearity error		Single ended	Fast channel (max speed)	-	2.5	3	
				Slow channel (max speed)	-	2.5	3	
			Differential	Fast channel (max speed)	-	2	2.5	
				Slow channel (max speed)	-	2	2.5	
	Effective number of bits		Single ended	Fast channel (max speed)	10.2	10.5	-	
ENOB				Slow channel (max speed)	10.2	10.5	-	
LINOB			Differential	Fast channel (max speed)	10.6	10.7	1	
				Slow channel (max speed)	10.6	10.7	-	
	Signal-to- noise and distortion ratio		Single ended	Fast channel (max speed)	63	65	-	- dB
SINAD				Slow channel (max speed)	63	65	-	
SINAD			Differential	Fast channel (max speed)	65	66	-	
				Slow channel (max speed)	65	66	-	
SNR	Signal-to- noise ratio		Single ended	Fast channel (max speed)	64	65	1	
				Slow channel (max speed)	64	65	-	
			Differential	Fast channel (max speed)	66	67	ı	
				Slow channel (max speed)	66	67	-	



Table 81. ADC accuracy - limited test conditions $4^{(1)(2)(3)}$ (continued)

Sym- bol	Parameter	(Conditions ⁽⁴⁾					Unit
		ADC clock frequency ≤	Single	Fast channel (max speed)	-	-71	-69	_
THD harmonic distortion		nonic $1.65 \text{ V} \le \text{V}_{DDA} = \text{VREF} + \le \frac{1}{2}$	ended	Slow channel (max speed)	-	-71	-69	dB
			Differential	Fast channel (max speed)	-	-73	-72	uБ
			Dillerential	Slow channel (max speed)	-	-73	-72	

- 1. Guaranteed by design.
- 2. ADC DC accuracy values are measured after internal calibration.
- ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this
 significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a
 Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
- 4. The I/O analog switch voltage booster is enable when V_{DDA} < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when V_{DDA} < 2.4 V). It is disable when $V_{DDA} \ge 2.4$ V. No oversampling.







Figure 28. ADC accuracy characteristics





- 1. Refer to Table 76: ADC characteristics for the values of R_{AIN} and C_{ADC}.
- 2. C_{parasitic} represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (refer to *Table 70: I/O static characteristics* for the value of the pad capacitance). A high C_{parasitic} value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced.
- 3. Refer to Table 70: I/O static characteristics for the values of I_{lkg}.

General PCB design guidelines

Power supply decoupling should be performed as shown in *Figure 16: Power supply scheme*. The 10 nF capacitor should be ceramic (good quality) and it should be placed as close as possible to the chip.

6.3.19 Digital-to-Analog converter characteristics

Table 82. DAC characteristics⁽¹⁾

Symbol	Parameter	Co	onditions	Min	Тур	Max	Unit	
V_{DDA}	Analog supply voltage for DAC ON	DAC output bu pin not connec connection only		1.71	-	3.6		
		Other modes		1.80	-			
V _{REF+}	Positive reference voltage	DAC output bu pin not connec connection only		1.71	-	V_{DDA}	V	
		Other modes		1.80	-			
V _{REF-}	Negative reference voltage	-			V _{SSA}			
	Resistive load	DAC output	connected to V _{SSA}	5	-	-	۲O	
R_L	Tresistive load	buffer ON	connected to V _{DDA}	25	-	ı	kΩ	
R_{O}	Output Impedance	DAC output bu	9.6	11.7	13.8	kΩ		
Б	Output impedance sample	V _{DD} = 2.7 V	V _{DD} = 2.7 V		-	2	1.0	
R_{BON}	and hold mode, output buffer ON	V _{DD} = 2.0 V		-	-	3.5	kΩ	
_	Output impedance sample	V _{DD} = 2.7 V		-	-	16.5		
R_{BOFF}	and hold mode, output buffer OFF	V _{DD} = 2.0 V		-	-	18.0	kΩ	
C _L	Consolting load	DAC output buffer ON		-	-	50	pF	
C _{SH}	Capacitive load	Sample and ho	old mode	-	0.1	1	μF	
V _{DAC_OUT}	Voltage on DAC_OUT output	DAC output bu	ffer ON	0.2	-	V _{REF+} - 0.2	V	
	Output	DAC output bu	ffer OFF	0	-	V _{REF+}		
			±0.5 LSB	-	1.7	3		
	Settling time (full scale: for a 12-bit code transition	Normal mode DAC output	±1 LSB	-	1.6	2.9		
	between the lowest and the	buffer ON	±2 LSB	-	1.55	2.85		
t _{SETTLING}	highest input codes when DAC_OUT reaches final	CL ≤ 50 pF, RL ≥ 5 kΩ	±4 LSB	-	1.48	2.8	μs	
	value ±0.5LSB, ±1 LSB,		±8 LSB	-	1.4	2.75		
	±2 LSB, ±4 LSB, ±8 LSB)	Normal mode DAC output buffer OFF, ±1LSB, CL = 10 pF		-	2	2.5		
. (2)	Wakeup time from off state (setting the ENx bit in the	Normal mode I CL ≤ 50 pF, RL	DAC output buffer ON . ≥ 5 kΩ	-	4.2	7.5		
WAKEUP'-	DAC Control register) until final value ±1 LSB	Normal mode DAC output buffer OFF, CL ≤ 10 pF		-	2	5	μs	
PSRR	V _{DDA} supply rejection ratio	Normal mode I CL ≤ 50 pF, RL	DAC output buffer ON $_{-}$ = 5 kΩ, DC	-	-80	-28	dB	



Table 82. DAC characteristics⁽¹⁾ (continued)

Symbol	Parameter	Co	onditions	Min	Тур	Max	Unit	
T _{W_to_W}	Minimal time between two consecutive writes into the DAC_DORx register to guarantee a correct DAC_OUT for a small variation of the input code (1 LSB) DAC_MCR:MODEx[2:0] = 000 or 001 DAC_MCR:MODEx[2:0] = 010 or 011	CL ≤ 50 pF, RL ≥ 5 kΩ CL ≤ 10 pF		1	-	-	μs	
	Sampling time in sample and hold mode (code transition between the lowest input code and the highest input code when DACOUT reaches final value ±1LSB)	DAC_OUT	DAC output buffer ON, C _{SH} = 100 nF	-	0.7	3.5	ms	
		pin connected	DAC output buffer OFF, C _{SH} = 100 nF	-	10.5	18	1113	
t _{SAMP}		DAC_OUT pin not connected (internal connection only)	DAC output buffer OFF	-	2	3.5	μs	
I _{leak}	Output leakage current	Sample and ho DAC_OUT pin		-	-	_(3)	nA	
Cl _{int}	Internal sample and hold capacitor		-	5.2	7	8.8	pF	
t _{TRIM}	Middle code offset trim time	DAC output bu	ffer ON	50	-	-	μs	
V	Middle code offset for 1 trim	V _{REF+} = 3.6 V		-	1500	-	μV	
V _{offset}	code step	V _{REF+} = 1.8 V		-	750	-	μν	
		DAC output	No load, middle code (0x800)	-	315	500		
		buffer ON	No load, worst code (0xF1C)	-	450	670		
I _{DDA} (DAC)	DAC consumption from V _{DDA}	DAC output buffer OFF	No load, middle code (0x800)	-	-	0.2	μΑ	
		Sample and hold mode, C _{SH} = 100 nF		-	315 x Ton/(Ton +Toff) (4)	670 x Ton/(Ton +Toff) (4)		




|--|

Symbol	Parameter	Co	onditions	Min	Тур	Max	Unit
	DAC consumption from V _{REF+}	DAC output	No load, middle code (0x800)	-	185	240	
		buffer ON	No load, worst code (0xF1C)	-	340	400	
		DAC output buffer OFF	No load, middle code (0x800)	-	155	205	
I _{DDV} (DAC)		•	Sample and hold mode, buffer ON, C _{SH} = 100 nF, worst case		185 x Ton/(Ton +Toff) (4)	400 x Ton/(Ton +Toff) (4)	μΑ
		Sample and ho C _{SH} = 100 nF,	-	155 _x Ton/(Ton +Toff) (4)	205 _x Ton/(Ton +Toff) (4)		

- 1. Guaranteed by design.
- 2. In buffered mode, the output can overshoot above the final value for low input code (starting from min value).
- 3. Refer to Table 70: I/O static characteristics.
- 4. Ton is the Refresh phase duration. Toff is the Hold phase duration. Refer to RM0351 reference manual for more details.

Figure 30. 12-bit buffered / non-buffered DAC



 The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC_CR register.

Table 83. DAC accuracy⁽¹⁾

Symbol	Parameter	Conditio	ns	Min	Тур	Max	Unit	
DNL	Differential non	DAC output buffer ON		-	-	±2		
DINL	linearity (2)	DAC output buffer OFF		-	-	±2		
-	monotonicity	10 bits		(guarantee	d		
INL	Integral non	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ		-	-	±4		
INC	linearity ⁽³⁾	DAC output buffer OFF CL ≤ 50 pF, no RL		-	-	±4		
		DAC output buffer ON	V _{REF+} = 3.6 V	-	-	±12		
Offset	Offset error at code 0x800 ⁽³⁾	CL ≤ 50 pF, RL ≥ 5 kΩ	V _{REF+} = 1.8 V	-	-	±25	LSB	
		DAC output buffer OFF CL ≤ 50 pF, no RL		-	-	±8		
Offset1	Offset error at code 0x001 ⁽⁴⁾	DAC output buffer OFF CL ≤ 50 pF, no RL		-	-	±5		
OffsetCal	Offset Error at code 0x800	DAC output buffer ON	V _{REF+} = 3.6 V	-	-	±5		
Olisetoai	after calibration		V _{REF+} = 1.8 V	-	-	±7		
Gain	Gain error ⁽⁵⁾	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ		-	-	±0.5	%	
Gaiii	Gain endi	DAC output buffer OFF CL ≤ 50 pF, no RL		-	-	±0.5	70	
TUE	Total unadjusted	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ		-	-	±30	LSB	
TOE	error	DAC output buffer OFF CL ≤ 50 pF, no RL		-	-	±12	LOB	
TUECal	Total unadjusted error after calibration	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ		-	-	±23	LSB	
CNID	Signal-to-noise	DAC output buffer ON CL \leq 50 pF, RL \geq 5 k Ω 1 kHz, BW 500 kHz		-	71.2	-	40	
SNR	ratio	DAC output buffer OFF CL ≤ 50 pF, no RL, 1 kHz BW 500 kHz		-	71.6	-	dB	
THD	Total harmonic	DAC output buffer ON CL \leq 50 pF, RL \geq 5 k Ω , 1 kHz		-	-78	-	dB	
וחט	distortion	DAC output buffer OFF CL ≤ 50 pF, no RL, 1 kHz		-	-79	-	ud	



DocID025977 Rev 6

Table 83. DAC accuracy⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
SINAD	Signal-to-noise and distortion ratio	DAC output buffer ON CL \leq 50 pF, RL \geq 5 k Ω , 1 kHz	-	70.4	-	dB	
		DAC output buffer OFF CL ≤ 50 pF, no RL, 1 kHz	-	71	-	uв	
ENOB Effective number of bits	DAC output buffer ON CL \leq 50 pF, RL \geq 5 k Ω , 1 kHz	-	11.4	-	bits		
	number of bits	DAC output buffer OFF CL ≤ 50 pF, no RL, 1 kHz	-	11.5	-	DILS	

- 1. Guaranteed by design.
- 2. Difference between two consecutive codes 1 LSB.
- 3. Difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 4095.
- 4. Difference between the value measured at Code (0x001) and the ideal value.
- Difference between ideal slope of the transfer function and measured slope computed from code 0x000 and 0xFFF when buffer is OFF, and from code giving 0.2 V and (V_{REF+} – 0.2) V when buffer is ON.

477

6.3.20 Voltage reference buffer characteristics

Table 84. VREFBUF characteristics⁽¹⁾

Symbol	Parameter	Conditio	ons	Min	Тур	Max	Unit	
		Normal mode	V _{RS} = 0	2.4	-	3.6		
W	Analog supply	Normal mode	V _{RS} = 1	2.8	-	3.6		
V_{DDA}	voltage	Degraded mode ⁽²⁾	V _{RS} = 0	1.65	-	2.4		
		Degraded mode	V _{RS} = 1	1.65	-	2.8	V	
		Normal made	V _{RS} = 0	2.046 ⁽³⁾	2.048	2.049 ⁽³⁾	V	
V _{REFBUF} _	Voltage reference	Normal mode	V _{RS} = 1	2.498 ⁽³⁾	2.5	2.502 ⁽³⁾		
OUT	output	Degraded mode ⁽²⁾	V _{RS} = 0	V _{DDA} -150 mV	-	V_{DDA}		
		Degraded mode()	V _{RS} = 1	V _{DDA} -150 mV	-	V_{DDA}		
TRIM	Trim step resolution	-	-	-	±0.05	±0.1	%	
CL	Load capacitor	-			1	1.5	μF	
esr	Equivalent Serial Resistor of Cload	-	-	-	-	2	Ω	
I _{load}	Static load current	-	-	-	-	4	mA	
1	Line regulation	ine regulation 2.8 V ≤ V _{DDA} ≤ 3.6 V	I _{load} = 500 μA	-	200	1000	ppm/V	
l _{line_reg}	Line regulation	2.0 V = V _{DDA} = 3.0 V	I _{load} = 4 mA	-	100 500		ρριτι/ ν	
I _{load_reg}	Load regulation	500 μA ≤ I _{load} ≤4 mA	Normal mode	-	50	500	ppm/mA	
Т	Temperature	-40 °C < TJ < +125 °C		-	1	T _{coeff} _ vrefint + 50	ppm/ °C	
T _{Coeff}	coefficient	0 °C < TJ < +50 °C		-	-	T _{coeff} _ vrefint + 50	ррпіі С	
PSRR	Power supply	DC		40	60	-	dB	
1 SIXIX	rejection	100 kHz		25	40	-	uБ	
		$CL = 0.5 \mu F^{(4)}$		-	300	350		
t _{START}	Start-up time	$CL = 1.1 \mu F^{(4)}$		-	500	650	μs	
		CL = 1.5 µF ⁽⁴⁾	-	650	800			
I _{INRUSH}	Control of maximum DC current drive on VREFBUF_ OUT during start-up phase (5)	-	-	-	8	-	mA	



DocID025977 Rev 6

Table 84. VREFBUF characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I RUE) I '	VREFBUF	I _{load} = 0 μA	-	16	25	
	consumption	I _{load} = 500 μA	-	18	30	μΑ
,	from V _{DDA}	I _{load} = 4 mA	-	35	50	

- 1. Guaranteed by design, unless otherwise specified.
- In degraded mode, the voltage reference buffer can not maintain accurately the output voltage which will follow (V_{DDA} drop voltage).
- 3. Guaranteed by test in production.
- 4. The capacitive load must include a 100 nF capacitor in order to cut-off the high frequency noise.
- To correctly control the VREFBUF inrush current during start-up phase and scaling change, the V_{DDA} voltage should be in the range [2.4 V to 3.6 V] and [2.8 V to 3.6 V] respectively for V_{RS} = 0 and V_{RS} = 1.



6.3.21 Comparator characteristics

Table 85. COMP characteristics⁽¹⁾

Symbol	Parameter	Co	onditions	Min	Тур	Max	Unit
V_{DDA}	Analog supply voltage		-	1.62	-	3.6	
V _{IN}	Comparator input voltage range		-	0	-	V_{DDA}	V
V _{BG} ⁽²⁾	Scaler input voltage	-			V _{REFINT}		
V _{SC}	Scaler offset voltage		-	-	±5	±10	mV
I _{DDA} (SCALER)	Scaler static consumption	BRG_EN=0 (br	ridge disable)	-	200	300	nA
IDDA(SCALER)	from V _{DDA}	BRG_EN=1 (br	ridge enable)	-	0.8	1	μA
t _{START_SCALER}	Scaler startup time		-	-	100	200	μs
	Comparator startup time to reach propagation delay specification	High-speed	V _{DDA} ≥ 2.7 V	-	-	5	
		mode	V _{DDA} < 2.7 V	-	-	7	μs
t _{START}		Medium mode	V _{DDA} ≥ 2.7 V	-	-	15	
			V _{DDA} < 2.7 V	-	-	25	
		Ultra-low-powe	Ultra-low-power mode		-	80	
		High-speed mode	V _{DDA} ≥ 2.7 V	-	55	80	ns µs
	Propagation delay for		V _{DDA} < 2.7 V	-	65	100	
t _D (3)	200 mV step	Madionala	V _{DDA} ≥ 2.7 V	-	0.55	0.9	
	with 100 mV overdrive	Medium mode	V _{DDA} < 2.7 V	-	0.65	1	
		Ultra-low-power mode		-	5	12	
V _{offset}	Comparator offset error	Full common mode range	-	-	±5	±20	mV
		No hysteresis		-	0	-	- mV
	O	Low hysteresis		-	8	-	
V_{hys}	Comparator hysteresis	Medium hysteresis		-	15	-	
		High hysteresis	-	27	-		

Table 85. COMP characteristics⁽¹⁾ (continued)

Symbol	Parameter	Co	onditions	Min	Тур	Max	Unit
	Comparator consumption from V _{DDA}		Static	-	400	600	
I _{DDA} (COMP)		Ultra-low- power mode	With 50 kHz ±100 mV overdrive square signal	-	1200	-	nA
		Medium mode	Static	-	5	7	μΑ
			With 50 kHz ±100 mV overdrive square signal	-	6	-	
		High-speed mode	Static	-	70	100	
			With 50 kHz ±100 mV overdrive square signal	ı	75	ı	
I _{bias}	Comparator input bias current		-	-	-	_(4)	nA

- 1. Guaranteed by design, unless otherwise specified.
- 2. Refer to Table 26: Embedded internal voltage reference.
- 3. Guaranteed by characterization results.
- 4. Mostly I/O leakage when used in analog mode. Refer to I_{lkg} parameter in Table 70: I/O static characteristics.

Operational amplifiers characteristics 6.3.22

Table 86. OPAMP characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DDA}	Analog supply voltage ⁽²⁾	-	1.8	-	3.6	V
CMIR	Common mode input range	-	0	-	V _{DDA}	V
VI _{OFFSET}	Input offset	25 °C, No Load on output.	-	-	±1.5	mV
	voltage	All voltage/Temp.	-	-	±3	IIIV
ΔVI _{OFFSET}	Input offset	Normal mode	-	±5	-	μV/°C
	voltage drift	Low-power mode	-	±10	-	μν/ Ο
TRIMOFFSETP TRIMLPOFFSETP	Offset trim step at low common input voltage (0.1 x V _{DDA})	-	-	0.8	1.1	mV
TRIMOFFSETN TRIMLPOFFSETN	Offset trim step at high common input voltage (0.9 x V _{DDA})	-	-	1	1.35	III V

Table 86. OPAMP characteristics⁽¹⁾ (continued)

Symbol	Parameter	Con	ditions	Min	Тур	Max	Unit	
	Daines accomment	Normal mode	V >0V	-	-	500		
I _{LOAD}	Drive current	Low-power mode	-V _{DDA} ≥2V	-	-	100		
	Drive current in	Normal mode	V > 0.V	-	-	450	μA	
I _{LOAD_} PGA	PGA mode	Low-power mode	-V _{DDA} ≥ 2 V	-	-	50		
R _{LOAD}	Resistive load (connected to	Normal mode	V _{DDA} < 2 V	4	-	-		
NLOAD	VSSA or to VDDA)	Low-power mode	VDDA 12 V	20	-	-	kΩ	
P	Resistive load in PGA mode (connected to	Normal mode	V < 2 V	4.5	ı	ı	K22	
R _{LOAD_PGA}	VSSA or to V _{DDA})	Low-power mode	- V _{DDA} < 2 V	40	-	-		
C _{LOAD}	Capacitive load		-	-	-	50	pF	
CMRR	Common mode	Normal mode		-	-85	-	dB	
CIVICK	rejection ratio	Low-power mode		-	-90	-	uБ	
PSRR	Power supply	Normal mode	$C_{LOAD} \le 50 \text{ pf},$ $R_{LOAD} \ge 4 \text{ k}\Omega \text{ DC}$	70	85	-	dB	
FORK	rejection ratio	Low-power mode $C_{LOAD} \le 50 \text{ pf},$ $R_{LOAD} \ge 20 \text{ k}\Omega \text{ DC}$		72	90	-	αБ	
		Normal mode	V _{DDA} ≥ 2.4 V	550	1600	2200		
GBW	Gain Bandwidth	Low-power mode	(OPA_RANGE = 1)	100	420	600	kHz	
GBVV	Product	Normal mode	V _{DDA} < 2.4 V	250	700	950	KHZ	
		Low-power mode	(OPA_RANGE = 0)	40	180	280		
	Slew rate	Normal mode	- V _{DDA} ≥ 2.4 V	-	700	-		
SR ⁽³⁾	(from 10 and	Low-power mode	V _{DDA} = 2.4 V	-	180	-	V/ms	
JK 7	90% of output voltage)	Normal mode	V < 2.4.V	-	300	-	V/IIIS	
	voltage)	Low-power mode	- V _{DDA} < 2.4 V	-	80	-		
AO	Open loop gain	Normal mode		55	110	-	dB	
AO	Open loop gain	Low-power mode		45	110	-	uБ	
V _{OHSAT} ⁽³⁾	High saturation	Normal mode	I _{load} = max or R _{load} =	V _{DDA} - 100	-	-		
VOHSAT: 7	voltage	Low-power mode	min Input at V _{DDA} .	V _{DDA} - 50	ı	ı	mV	
V (3)	Low saturation	Normal mode	I _{load} = max or R _{load} =	-	-	100		
V _{OLSAT} ⁽³⁾	voltage	Low-power mode	min Input at 0.	-	-	50	1	
	Dhace marrie	Normal mode		-	74	-	0	
Φm	Phase margin	Low-power mode		-	66	-		



DocID025977 Rev 6

Table 86. OPAMP characteristics⁽¹⁾ (continued)

Symbol	Parameter	Con	ditions	Min	Тур	Max	Unit
OM	0-1	Normal mode	Normal mode		13	-	٩D
GM	Gain margin	Low-power mode		-	20	-	dB
	Wake up time	Normal mode	$C_{LOAD} \le 50 \text{ pf},$ $R_{LOAD} \ge 4 \text{ k}\Omega$ follower configuration	-	5	10	
t _{WAKEUP}	from OFF state.	Low-power mode	$C_{LOAD} \le 50 \text{ pf},$ $R_{LOAD} \ge 20 \text{ k}\Omega$ follower configuration	-	10	30	- μs
			T _J ≤ 75 °C	-	-	1	
		Dedicated input	T _J ≤ 85 °C	-	-	3	
I _{bias}	OPAMP input	(UFBGA132 only)	T _J ≤ 105 °C	-	-	8	nA
·bias	bias current		T _J ≤ 125 °C	-	-	15	1
		General purpose in except UFBGA132		-	-	_(4)	
				-	2	-	
PGA gain ⁽³⁾	Non inverting	_	-	4	-] [
PGA gain	gain value		-	-	8	-	
					16	-	
		PGA Gain = 2		-	80/80	-	
	R2/R1 internal	PGA Gain = 4		-	120/ 40	-	
R _{network}	resistance values in PGA mode ⁽⁵⁾	PGA Gain = 8		-	140/ 20	-	kΩ/kΩ
		PGA Gain = 16		-	150/ 10	-	
Delta R	Resistance variation (R1 or R2)		-	-15	-	15	%
PGA gain error	PGA gain error		-	-1	-	1	%
		Gain = 2	-	-	GBW/ 2	-	
DCA DW	PGA bandwidth	Gain = 4	-	-	GBW/ 4	-	MLI-
PGA BW	A BW for different non inverting gain Gain = 8	Gain = 8	-	-	GBW/ 8	-	- MHz
		Gain = 16	-	-	GBW/ 16	-	



Table 86. OPAMP characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
		Normal mode	at 1 kHz, Output loaded with 4 kΩ	-	500	-	
en	Voltage noise	Low-power mode	at 1 kHz, Output loaded with 20 kΩ	-	600	-	nV/√Hz
en	density	Normal mode	at 10 kHz, Output loaded with 4 kΩ	-	180	-	110/ 1112
		Low-power mode	at 10 kHz, Output loaded with 20 kΩ	-	290	-	
(0000000)(3)	OPAMP	Normal mode	no Load, quiescent		120	260	
I _{DDA} (OPAMP) ⁽³⁾	consumption from V _{DDA}	Low-power mode			45	100	μΑ

- 1. Guaranteed by design, unless otherwise specified.
- 2. The temperature range is limited to 0 °C-125 °C when V_{DDA} is below 2 $\rm V$
- 3. Guaranteed by characterization results.
- 4. Mostly I/O leakage, when used in analog mode. Refer to I_{lkg} parameter in *Table 70: I/O static characteristics*.
- R2 is the internal resistance between OPAMP output and OPAMP inverting input. R1 is the internal resistance between OPAMP inverting input and ground. The PGA gain =1+R2/R1



6.3.23 Temperature sensor characteristics

Table 87. TS characteristics

Symbol	Parameter	Min	Тур	Max	Unit
T _L ⁽¹⁾	V _{TS} linearity with temperature	-	±1	±2	°C
Avg_Slope ⁽²⁾	Average slope	2.3	2.5	2.7	mV/°C
V ₃₀	Voltage at 30°C (±5 °C) ⁽³⁾	0.742	0.76	0.785	V
t _{START} (TS_BUF) ⁽¹⁾	Sensor Buffer Start-up time in continuous mode ⁽⁴⁾	-	8	15	μs
t _{START} (1)	Start-up time when entering in continuous mode ⁽⁴⁾	-	70	120	μs
t _{S_temp} ⁽¹⁾	ADC sampling time when reading the temperature	5	-	-	μs
I _{DD} (TS) ⁽¹⁾	Temperature sensor consumption from V_{DD} , when selected by ADC	-	4.7	7	μΑ

^{1.} Guaranteed by design.

6.3.24 V_{BAT} monitoring characteristics

Table 88. V_{BAT} monitoring characteristics

Symbol	Parameter	Min	Тур	Max	Unit
R	Resistor bridge for V _{BAT}	-	39	-	kΩ
Q	Ratio on V _{BAT} measurement	-	3	-	-
Er ⁽¹⁾	Error on Q	-10	-	10	%
t _{S_vbat} ⁽¹⁾	ADC sampling time when reading the VBAT	12	-	-	μs

^{1.} Guaranteed by design.

Table 89. V_{BAT} charging characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Б	Battery	VBRS = 0	-	5	-	
R_{BC}	charging resistor	VBRS = 1	-	1.5	-	kΩ

^{2.} Guaranteed by characterization results.

Measured at V_{DDA} = 3.0 V ±10 mV. The V₃₀ ADC conversion result is stored in the TS_CAL1 byte. Refer to Table 8: Temperature sensor calibration values.

^{4.} Continuous mode means Run/Sleep modes, or temperature sensor enable in Low-power run/Low-power sleep modes.

6.3.25 LCD controller characteristics

The devices embed a built-in step-up converter to provide a constant LCD reference voltage independently from the V_{DD} voltage. An external capacitor C_{ext} must be connected to the VLCD pin to decouple this converter.

Table 90. LCD controller characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{LCD}	LCD external voltage		-	-	3.6	
V _{LCD0}	LCD internal reference volta	ge 0	-	2.62	-	
V _{LCD1}	LCD internal reference volta	ge 1	-	2.76	-	
V _{LCD2}	LCD internal reference volta	ge 2	-	2.89	-	
V _{LCD3}	LCD internal reference volta	ge 3	-	3.04	-	V
V _{LCD4}	LCD internal reference volta	ge 4	-	3.19	-	
V _{LCD5}	LCD internal reference volta	ge 5	-	3.32	-	
V _{LCD6}	LCD internal reference volta	ge 6	-	3.46	-	
V _{LCD7}	LCD internal reference volta	ge 7	-	3.62	-	
C _{ext}	V _{I CD} external capacitance	Buffer OFF (BUFEN=0 is LCD_CR register)	0.2	-	2	μF
⊖ext	V _{CD} external capacitance	Buffer ON (BUFEN=1 is LCD_CR register)	1	-	2	μι
(2)	Supply current from V_{DD} at $V_{DD} = 2.2 \text{ V}$	Buffer OFF (BUFEN=0 is LCD_CR register)	-	3		
I _{LCD} ⁽²⁾	Supply current from V_{DD} at $V_{DD} = 3.0 \text{ V}$	Buffer OFF (BUFEN=0 is LCD_CR register)	-	1.5	μA	
		Buffer OFF (BUFFEN = 0, PON = 0)	-	0.5	-	
	Supply current from V _{LCD}	Buffer ON (BUFFEN = 1, 1/2 Bias)	-	0.6	-	
l _{VLCD}	(V _{LCD} = 3 V)	Buffer ON (BUFFEN = 1, 1/3 Bias)	-	0.8	-	μA
		Buffer ON (BUFFEN = 1, 1/4 Bias)	-	1	-	
R _{HN}	Total High Resistor value for	Low drive resistive network	-	5.5	-	МΩ
R _{LN}	Total Low Resistor value for	High drive resistive network	-	240	-	kΩ
V ₄₄	Segment/Common highest le	evel voltage	-	V_{LCD}	-	
V ₃₄	Segment/Common 3/4 level voltage		-	3/4 V _{LCD}	-	
V ₂₃	Segment/Common 2/3 level	gment/Common 2/3 level voltage		2/3 V _{LCD}	-	
V ₁₂	Segment/Common 1/2 level	voltage	Ī	1/2 V _{LCD}	-	V
V ₁₃	Segment/Common 1/3 level	voltage	-	1/3 V _{LCD}	-	
V ₁₄	Segment/Common 1/4 level	voltage	Ī	1/4 V _{LCD}	-	
V ₀	Segment/Common lowest le	vel voltage	-	0	-	



DocID025977 Rev 6

- 1. Guaranteed by design.
- 2. LCD enabled with 3 V internal step-up active, 1/8 duty, 1/4 bias, division ratio= 64, all pixels active, no LCD connected.



6.3.26 DFSDM characteristics

Unless otherwise specified, the parameters given in *Table 91* for DFSDM are derived from tests performed under the ambient temperature, f_{APB2} frequency and V_{DD} supply voltage conditions summarized in *Table 23: General operating conditions*.


- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5 x VDD

Refer to Section 6.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (DFSDM1_CKINy, DFSDM1_DATINy, DFSDM1_CKOUT for DFSDM).

Table 91. DFSDM characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{DFSDMCLK}	DFSDM clock	-	-	-	f _{SYSCLK}	
f _{CKIN} (1/T _{CKIN})	Input clock frequency	SPI mode (SITP[1:0] = 01)	-	-	20 (f _{DFSDMCLK} /4)	MHz
f _{CKOUT}	Output clock frequency			20	MHz	
DuCy _{CKOUT}	Output clock frequency duty cycle	-	45	50	55	%
t _{wh(CKIN)} t _{wl(CKIN)}	Input clock high and low time	SPI mode (SITP[1:0] = 01), External clock mode (SPICKSEL[1:0] = 0)	T _{CKIN} /2-0.5	T _{CKIN} /2	-	
t _{su}	Data input setup time	SPI mode (SITP[1:0]=01), External clock mode (SPICKSEL[1:0] = 0)	0	-	-	
t _h	Data input hold time	SPI mode (SITP[1:0]=01), External clock mode (SPICKSEL[1:0] = 0)	2	-	-	ns
T _{Manchester}	Manchester data period (recovered clock period)	Manchester mode (SITP[1:0] = 10 or 11), Internal clock mode (SPICKSEL[1:0] ≠ 0)	(CKOUT DIV+1) x T _{DFSDMCLK}	-	(2 x CKOUTDIV) x T _{DFSDMCLK}	

^{1.} Guaranteed by characterization results.



6.3.27 Timer characteristics

The parameters given in the following tables are guaranteed by design.

Refer to *Section 6.3.14: I/O port characteristics* for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 92. TIMx⁽¹⁾ characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
t	Timer resolution time	-	1	-	t _{TIMxCLK}
t _{res(TIM)}		f _{TIMxCLK} = 80 MHz	12.5	-	ns
f	Timer external clock	-	0	f _{TIMxCLK} /2	MHz
f _{EXT}	frequency on CH1 to CH4	f _{TIMxCLK} = 80 MHz	0	40	MHz
Res _{TIM}	Timer resolution	TIMx (except TIM2 and TIM5)	-	16	bit
		TIM2 and TIM5	-	32	
+	16-bit counter clock	-	1	65536	t _{TIMxCLK}
^t COUNTER	period	f _{TIMxCLK} = 80 MHz	0.0125	819.2	μs
t	Maximum possible count	-	ı	65536 × 65536	t _{TIMxCLK}
^t MAX_COUNT	with 32-bit counter	f _{TIMxCLK} = 80 MHz	-	53.68	s

^{1.} TIMx is used as a general term in which x stands for 1,2,3,4,5,6,7,8,15,16 or 17.

Table 93. IWDG min/max timeout period at 32 kHz (LSI)⁽¹⁾

Prescaler divider	PR[2:0] bits	Min timeout RL[11:0]= 0x000	Max timeout RL[11:0]= 0xFFF	Unit
/4	0	0.125	512	
/8	1	0.250	1024	
/16	2	0.500	2048	
/32	3	1.0	4096	ms
/64	4	2.0	8192	
/128	5	4.0	16384	
/256	6 or 7	8.0	32768	

The exact timings still depend on the phasing of the APB interface clock versus the LSI clock so that there is always a full RC period of uncertainty.

Table 94. WWDG min/max timeout value at 80 MHz (PCLK)

Prescaler	WDGTB	Min timeout value	Max timeout value	Unit
1	0	0.0512	3.2768	
2	1	0.1024	6.5536	mo
4	2	0.2048	13.1072	ms
8	3	0.4096	26.2144	



6.3.28 Communication interfaces characteristics

I²C interface characteristics

The I2C interface meets the timings requirements of the I²C-bus specification and user manual rev. 03 for:

- Standard-mode (Sm): with a bit rate up to 100 kbit/s
- Fast-mode (Fm): with a bit rate up to 400 kbit/s
- Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s.

The I2C timings requirements are guaranteed by design when the I2C peripheral is properly configured (refer to RM0351 reference manual).

The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and V_{DDIOx} is disabled, but is still present. Only FT_f I/O pins support Fm+ low level output current maximum requirement. Refer to Section 6.3.14: I/O port characteristics for the I2C I/Os characteristics.

All I2C SDA and SCL I/Os embed an analog filter. Refer to the table below for the analog filter characteristics:

Table 95. I2C analog filter characteristics⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{AF}	Maximum pulse width of spikes that are suppressed by the analog filter	50 ⁽²⁾	260 ⁽³⁾	ns

- 1. Guaranteed by design.
- 2. Spikes with widths below $t_{AF(min)}$ are filtered.
- 3. Spikes with widths above $t_{\text{AF}(\text{max})}$ are not filtered

SPI characteristics

Unless otherwise specified, the parameters given in *Table 96* for SPI are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and supply voltage conditions summarized in *Table 23: General operating conditions*.

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5 x V_{DD}

Refer to Section 6.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI).

Table 96. SPI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Master mode receiver/full duplex 2.7 < V _{DD} < 3.6 V Voltage Range 1			24	
		Master mode receiver/full duplex 1.71 < V _{DD} < 3.6 V Voltage Range 1		-	13	
f _{SCK} 1/t _{c(SCK)}		Master mode transmitter 1.71 < V _{DD} < 3.6 V Voltage Range 1	- - -		40	
	SPI clock frequency	Slave mode receiver 1.71 < V _{DD} < 3.6 V Voltage Range 1			40	MHz
		Slave mode transmitter/full duplex 2.7 < V _{DD} < 3.6 V Voltage Range 1			26 ⁽²⁾	
		Slave mode transmitter/full duplex 1.71 < V _{DD} < 3.6 V Voltage Range 1			16 ⁽²⁾	
		Voltage Range 2			13	
		1.08 < V _{DDIO2} < 1.32 V ⁽³⁾	1		8	
t _{su(NSS)}	NSS setup time	Slave mode, SPI prescaler = 2	4 _x T _{PCLK}	-	-	ns
t _{h(NSS)}	NSS hold time	Slave mode, SPI prescaler = 2	2 _x T _{PCLK}	-	-	ns
$\begin{matrix} t_{\text{w(SCKH)}} \\ t_{\text{w(SCKL)}} \end{matrix}$	SCK high and low time	Master mode	T _{PCLK} -2	T _{PCLK}	T _{PCLK} +2	ns
t _{su(MI)}	Data input setup time	Master mode	3.5	ı	-	ns
t _{su(SI)}	Data input setup time	Slave mode	3	-	-	115
t _{h(MI)}	Data input hold time	Master mode	6.5	-	-	ns
t _{h(SI)}	Data input noid time	Slave mode	3	-	_	113
t _{a(SO)}	Data output access time	Slave mode	9	-	36	ns
t _{dis(SO)}	Data output disable time	Slave mode	9	-	16	ns



DocID025977 Rev 6


Table 96. SPI characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	Data output valid time	Slave mode 2.7 < V _{DD} < 3.6 V Voltage Range 1	-	12.5	19	
t _{v(SO)}		Slave mode 1.71 < V _{DD} < 3.6 V Voltage Range 1	-	12.5	30	
		Slave mode 1.71 < V _{DD} < 3.6 V Voltage Range 2	-	12.5	33	ns
-		Slave mode 1.08 < V _{DDIO2} < 1.32 V ⁽³⁾	-	25	62.5	
t _{v(MO)}		Master mode	-	2.5	12.5	
t _{h(SO)}		Slave mode	9	-	-	
-	Data output hold time	Slave mode 1.08 < V _{DDIO2} < 1.32 V ⁽³⁾	24	-	-	ns
t _{h(MO)}		Master mode	0	-	-	

^{1.} Guaranteed by characterization results.

3. SPI mapped on Port G.

Figure 31. SPI timing diagram - slave mode and CPHA = 0



577

Maximum frequency in Slave transmitter mode is determined by the sum of t_{v(SO)} and t_{su(MI)} which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having t_{su(MI)} = 0 while Duty(SCK) = 50 %.




Figure 32. SPI timing diagram - slave mode and CPHA = 1

1. Measurement points are done at CMOS levels: 0.3 $\rm V_{DD}$ and 0.7 $\rm V_{DD}$




Figure 33. SPI timing diagram - master mode

1. Measurement points are done at CMOS levels: 0.3 $\rm V_{DD}$ and 0.7 $\rm V_{DD}.$

5

DocID025977 Rev 6

Quad SPI characteristics

Unless otherwise specified, the parameters given in *Table 97* and *Table 98* for Quad SPI are derived from tests performed under the ambient temperature, f_{AHB} frequency and V_{DD} supply voltage conditions summarized in *Table 23: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C = 15 or 20 pF
- Measurement points are done at CMOS levels: 0.5 x V_{DD}

Refer to Section 6.3.14: I/O port characteristics for more details on the input/output alternate function characteristics.

Table 97. Quad SPI characteristics in SDR mode⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		1.71 < V _{DD} < 3.6 V, C _{LOAD} = 20 pF Voltage Range 1	-	-	40	
F _{CK} 1/t _(CK)		$1.71 < V_{DD} < 3.6 \text{ V, } C_{LOAD} = 15 \text{ pF}$ Voltage Range 1	-	-	48	MHz
	Quad SPI clock frequency	2.7 < V _{DD} < 3.6 V, C _{LOAD} = 15 pF Voltage Range 1	-	-	60	IVII IZ
		1.71 < V _{DD} < 3.6 V C _{LOAD} = 20 pF Voltage Range 2	-	-	26	
t _{w(CKH)}	Quad SPI clock high and	f _{AHBCLK} = 48 MHz, presc=0	t _(CK) /2-2	-	t _(CK) /2	
t _{w(CKL)}	low time	IAHBCLK - 40 IVII IZ, presc-0	t _(CK) /2	-	t _(CK) /2+2	
+	Data input setup time	Voltage Range 1	4	-	-	
t _{s(IN)}	Data input setup time	Voltage Range 2	3.5	-	-	
t	Data input hold time	Voltage Range 1	5.5	-	-	ns
t _{h(IN)}	Data input noid time	Voltage Range 2	6.5	-	-	113
+ .	Data output valid timo	Voltage Range 1	-	2.5	5	
t _{v(OUT)}	Data output valid time	Voltage Range 2	-	3	5	
+	Data output hold time	Voltage Range 1	1.5	-	-	
t _{h(OUT)}	Data output noid time	Voltage Range 2	2	-	-	

^{1.} Guaranteed by characterization results.



Table 98. QUADSPI characteristics in DDR mode⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		1.71 < V _{DD} < 3.6 V, C _{LOAD} = 20 pF Voltage Range 1	-	-	40	
F _{CK} 1/t _(CK)	Quad SPI clock	2 < V _{DD} < 3.6 V, C _{LOAD} = 20 pF Voltage Range 1	-	-	48	MHz
	frequency	1.71 < V _{DD} < 3.6 V, C _{LOAD} = 15 pF Voltage Range 1	-	-	48	IVIITZ
		1.71 < V _{DD} < 3.6 V C _{LOAD} = 20 pF Voltage Range 2	-	-	26	
t _{w(CKH)}	Quad SPI clock high	f _{AHBCLK} = 48 MHz, presc=0	t _(CK) /2-2	-	t _(CK) /2	
t _{w(CKL)}	and low time		t _(CK) /2	-	t _(CK) /2+2	
$t_{sf(IN)};t_{sr(IN)}$	Data input setup time	Voltage Range 1 and 2	3.5	-	-	
t _{hf(IN)} ; t _{hr(IN)}	Data input hold time	Vollage Kange Tanu 2	6.5	-	-	no
+	Data output valid time	Voltage Range 1		11	12	ns
$t_{vf(OUT)};t_{vr(OUT)}$	Data output valid time	Voltage Range 2	-	15	19	
t	Data output hold time	Voltage Range 1	6 -	-		
t _{hf(OUT)} ; t _{hr(OUT)}	Data output hold time	Voltage Range 2	8 -		_	

^{1.} Guaranteed by characterization results.

Figure 34. Quad SPI timing diagram - SDR mode





Figure 35. Quad SPI timing diagram - DDR mode





DocID025977 Rev 6

SAI characteristics

Unless otherwise specified, the parameters given in *Table 99* for SAI are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in *Table 23: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5 x V_{DD}

Refer to Section 6.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (CK,SD,FS).

Table 99. SAI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
f _{MCLK}	SAI Main clock output	-	-	50	MHz
		Master transmitter 2.7 ≤ V _{DD} ≤ 3.6 Voltage Range 1	-	18.5	
		Master transmitter 1.71 ≤ V _{DD} ≤ 3.6 Voltage Range 1	-	12.5	
		Master receiver Voltage Range 1	-	25	
f _{CK}	SAI clock frequency ⁽²⁾	Slave transmitter 2.7 ≤ V _{DD} ≤ 3.6 Voltage Range 1	-	22.5	MHz
		Slave transmitter 1.71 ≤ V _{DD} ≤ 3.6 Voltage Range 1	-	14.5	
		Slave receiver Voltage Range 1	-	25	
		Voltage Range 2	-	12.5	
	CC valid time	Master mode $2.7 \le V_{DD} \le 3.6$	-	22	20
t _{v(FS)}	FS valid time	Master mode 1.71 ≤ V _{DD} ≤ 3.6	-	40	ns
t _{h(FS)}	FS hold time	Master mode	10	-	ns
t _{su(FS)}	FS setup time	Slave mode	1	-	ns
t _{h(FS)}	FS hold time	Slave mode	2	-	ns
t _{su(SD_A_MR)}	Data input setup time	Master receiver	2.5	-	ns
t _{su(SD_B_SR)}	Data iriput setup tillie	Slave receiver	3	-	113
t _{h(SD_A_MR)}	Data input hold time	Master receiver	8	-	ns
t _{h(SD_B_SR)}	Data input noid time	Slave receiver	4	-	113



Symbol Conditions Unit **Parameter** Min Max Slave transmitter (after enable edge) 22 $2.7 \leq V_{\text{DD}} \leq 3.6$ Data output valid time ns $t_{v(SD_B_ST)}$ Slave transmitter (after enable edge) 34 $1.71 \le V_{\rm DD} \le 3.6$ Data output hold time Slave transmitter (after enable edge) 10 ns $t_{h(SD_B_ST)}$ Master transmitter (after enable edge) 27 $2.7 \le V_{\rm DD} \le 3.6$ Data output valid time ns t_{v(SD A MT)} Master transmitter (after enable edge) 40 $1.71 \leq V_{\text{DD}} \leq 3.6$ Master transmitter (after enable edge) Data output hold time 10 ns t_{h(SD_A_MT)}

Table 99. SAI characteristics⁽¹⁾ (continued)

- Guaranteed by characterization results.
- 2. APB clock frequency must be at least twice SAI clock frequency.




Figure 36. SAI master timing waveforms




Figure 37. SAI slave timing waveforms

SDMMC characteristics

Unless otherwise specified, the parameters given in *Table 100* for SDIO are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in *Table 23: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5 x V_{DD}

Refer to Section 6.3.14: I/O port characteristics for more details on the input/output characteristics.

Table 100. SD / MMC dynamic characteristics, V_{DD} =2.7 V to 3.6 $V^{(1)}$

Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
f _{PP}	Clock frequency in data transfer mode	-	0	-	50	MHz		
-	SDIO_CK/fPCLK2 frequency ratio	-	-	-	4/3	-		
t _{W(CKL)}	Clock low time	f _{PP} = 50 MHz	8	10	-	ns		
t _{W(CKH)}	Clock high time	f _{PP} = 50 MHz	8	10	-	ns		
CMD, D input	CMD, D inputs (referenced to CK) in MMC and SD HS mode							
t _{ISU}	Input setup time HS	f _{PP} = 50 MHz	2	-	-	ns		
t _{IH}	Input hold time HS	f _{PP} = 50 MHz	4.5	-	-	ns		
CMD, D outp	uts (referenced to CK) in MMC and SD	HS mode						
t _{OV}	Output valid time HS	f _{PP} = 50 MHz	-	12	14	ns		
t _{OH}	Output hold time HS	f _{PP} = 50 MHz	9	-	-	ns		
CMD, D input	ts (referenced to CK) in SD default mod	le						
t _{ISUD}	Input setup time SD	f _{PP} = 50 MHz	2	-	-	ns		
t _{IHD}	Input hold time SD	f _{PP} = 50 MHz	4.5	-	-	ns		



Table 100. SD / MMC dynamic characteristics, V_{DD} =2.7 V to 3.6 $V^{(1)}$ (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
CMD, D outputs (referenced to CK) in SD default mode								
t _{OVD}	Output valid default time SD	f _{PP} = 50 MHz	-	4.5	5	ns		
t _{OHD}	Output hold default time SD	f _{PP} = 50 MHz	0	-	-	ns		

^{1.} Guaranteed by characterization results.

Table 101. eMMC dynamic characteristics, V_{DD} = 1.71 V to 1.9 $V^{(1)(2)}$

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
f _{PP}	Clock frequency in data transfer mode	-	0	-	50	MHz	
-	SDIO_CK/f _{PCLK2} frequency ratio	-	-	-	4/3	-	
t _{W(CKL)}	Clock low time	f _{PP} = 50 MHz	8	10	1	ns	
t _{W(CKH)}	Clock high time	f _{PP} = 50 MHz	8	10	1	ns	
CMD, D input	CMD, D inputs (referenced to CK) in eMMC mode						
t _{ISU}	Input setup time HS	f _{PP} = 50 MHz	0	-	1	ns	
t _{IH}	Input hold time HS	f _{PP} = 50 MHz	5	-	1	ns	
CMD, D outp	uts (referenced to CK) in eMMC mode						
t _{OV}	Output valid time HS	f _{PP} = 50 MHz	-	13.5	15.5	ns	
t _{OH}	Output hold time HS	f _{PP} = 50 MHz	9	-		ns	

^{1.} Guaranteed by characterization results.

Figure 38. SDIO high-speed mode tW(CKH) tW(CKL) CK tov D, CMD (output) tısu D, CMD (input) ai14887

^{2.} $C_{LOAD} = 20pF$.

CK J toVD tOHD

D, CMD (output)

Figure 39. SD default mode

USB OTG full speed (FS) characteristics

The STM32L486xx USB interface is fully compliant with the USB specification version 2.0 and is USB-IF certified (for Full-speed device operation).

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
V _{DDUSB}	USB OTG full speed transceiver operating voltage	-	3.0 ⁽²⁾	-	3.6	V
V _{DI} ⁽³⁾	Differential input sensitivity	Over VCM range	0.2	-	-	
V _{CM} ⁽³⁾	Differential input common mode range	Includes V _{DI} range	0.8	1	2.5	٧
V _{SE} ⁽³⁾	Single ended receiver input threshold	-	0.8	-	2.0	
V _{OL}	Static output level low	R_L of 1.5 k Ω to 3.6 $V^{(4)}$	-	-	0.3	V
V _{OH}	Static output level high	R_L of 15 k Ω to $V_{SS}^{(4)}$	2.8	-	3.6	V
R _{PD} ⁽³⁾	Pull down resistor on PA11, PA12 (USB_FS_DP/DM)	$V_{IN} = V_{DD}$	14.25	1	24.8	kΩ
	Pull Up Resistor on PA12 (USB_FS_DP)	V _{IN} = V _{SS} , during idle	0.9	1.25	1.575	kΩ
R _{PU} ⁽³⁾	Pull Up Resistor on PA12 (USB_FS_DP)	V _{IN} = V _{SS} during reception	1.425	2.25	3.09	kΩ
	Pull Up Resistor on PA10 (OTG_FS_ID)	-	-	-	14.5	kΩ

Table 102. USB OTG DC electrical characteristics

4. R_L is the load connected on the USB OTG full speed drivers.

Note:

When VBUS sensing feature is enabled, PA9 should be left at its default state (floating input), not as alternate function. A typical 200 μ A current consumption of the sensing block (current to voltage conversion to determine the different sessions) can be observed on PA9 when the feature is enabled.



^{1.} All the voltages are measured from the local ground potential.

^{2.} The USB OTG full speed transceiver functionality is ensured down to 2.7 V but not the full USB full speed electrical characteristics which are degraded in the 2.7-to-3.0 V V_{DD} voltage range.

^{3.} Guaranteed by design.

Differential data lines

VCRS

VSS

tr

tr

ai14137b

Figure 40. USB OTG timings – definition of data signal rise and fall time

Table 103. USB OTG electrical characteristics⁽¹⁾

	Driver characteristics								
Symbol	Parameter	Conditions	Min	Max	Unit				
t _{rLS}	Rise time in LS ⁽²⁾	C _L = 200 to 600 pF	75	300	ns				
t _{fLS}	Fall time in LS ⁽²⁾	C _L = 200 to 600 pF	75	300	ns				
t _{rfmLS}	Rise/ fall time matching in LS	t _r /t _f	80	125	%				
t _{rFS}	Rise time in FS ⁽²⁾	C _L = 50 pF	4	20	ns				
t _{fFS}	Fall time in FS ⁽²⁾	C _L = 50 pF	4	20	ns				
t _{rfmFS}	Rise/ fall time matching in FS	t _r /t _f	90	111	%				
V _{CRS}	Output signal crossover voltage (LS/FS)	-	1.3	2.0	V				
Z _{DRV}	Output driver impedance ⁽³⁾	Driving high or low	28	44	Ω				

^{1.} Guaranteed by design.

Table 104. USB BCD DC electrical characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
I _{DD(USBBCD)}	Primary detection mode consumption	-	-	-	300	μA
	Secondary detection mode consumption	-	-	-	300	μΑ
RDAT_LKG	Data line leakage resistance	-	300	-	-	kΩ
VDAT_LKG	Data line leakage voltage	-	0.0	-	3.6	٧
RDCP_DAT	Dedicated charging port resistance across D+/D-	-	-	-	200	Ω
VLGC_HI	Logic high	-	2.0	-	3.6	٧
VLGC_LOW	Logic low	-	-	-	0.8	V
VLGC	Logic threshold	-	0.8		2.0	٧



DocID025977 Rev 6

Measured from 10% to 90% of the data signal. For more detailed informations, please refer to USB Specification - Chapter 7 (version 2.0).

No external termination series resistors are required on DP (D+) and DM (D-) pins since the matching impedance is included in the embedded driver.

Table 104. USB BCD DC electrical characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
VDAT_REF	Data detect voltage	-	0.25	-	0.4	V
VDP_SRC	D+ source voltage	-	0.5	-	0.7	V
VDM_SRC	D- source voltage	-	0.5	-	0.7	V
IDP_SINK	D+ sink current	-	25	-	175	μA
IDM_SINK	D- sink current	-	25	-	175	μA

^{1.} Guaranteed by design.

CAN (controller area network) interface

Refer to Section 6.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (CAN_TX and CAN_RX).



6.3.29 FSMC characteristics

Unless otherwise specified, the parameters given in *Table 105* to *Table 118* for the FMC interface are derived from tests performed under the ambient temperature, f_{HCLK} frequency and V_{DD} supply voltage conditions summarized in *Table 23*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5V_{DD}

Refer to *Section 6.3.14: I/O port characteristics* for more details on the input/output characteristics.

Asynchronous waveforms and timings

Figure 41 through Figure 44 represent asynchronous waveforms and Table 105 through Table 112 provide the corresponding timings. The results shown in these tables are obtained with the following FMC configuration:

- AddressSetupTime = 0x1
- AddressHoldTime = 0x1
- DataSetupTime = 0x1 (except for asynchronous NWAIT mode, DataSetupTime = 0x5)
- BusTurnAroundDuration = 0x0

In all timing tables, the THCLK is the HCLK clock period.






Figure 41. Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms



Table 105. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	2T _{HCLK} -0.5	2T _{HCLK} +0.5	
t _{v(NOE_NE)}	FMC_NEx low to FMC_NOE low	0	1	
t _{w(NOE)}	FMC_NOE low time	2T _{HCLK} -0.5	2T _{HCLK} +1	
t _{h(NE_NOE)}	FMC_NOE high to FMC_NE high hold time	0	-	
t _{v(A_NE)}	FMC_NEx low to FMC_A valid	-	3.5	
t _{h(A_NOE)}	Address hold time after FMC_NOE high	0	-	
t _{v(BL_NE)}	FMC_NEx low to FMC_BL valid	-	2	
t _{h(BL_NOE)}	FMC_BL hold time after FMC_NOE high	0	-	ns
t _{su(Data_NE)}	Data to FMC_NEx high setup time	T _{HCLK} -1	-	
t _{su(Data_NOE)}	Data to FMC_NOEx high setup time	T _{HCLK} -0.5	-	
t _{h(Data_NOE)}	Data hold time after FMC_NOE high	0	-	
t _{h(Data_NE)}	Data hold time after FMC_NEx high	0	-	
t _{v(NADV_NE)}	FMC_NEx low to FMC_NADV low	-	1	
t _{w(NADV)}	FMC_NADV low time	-	T _{HCLK} +0.5	

^{1.} CL = 30 pF.

Table 106. Asynchronous non-multiplexed SRAM/PSRAM/NOR read-NWAIT timings⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	7T _{HCLK} -0.5	7T _{HCLK} +0.5	
t _{w(NOE)}	FMC_NWE low time	5T _{HCLK} -0.5	5T _{HCLK} +0.5	
t _{w(NWAIT)}	FMC_NWAIT low time	T _{HCLK} -0.5	-	ns
t _{su(NWAIT_NE)}	FMC_NWAIT valid before FMC_NEx high	5T _{HCLK} +2	-	
t _{h(NE_NWAIT)}	FMC_NEx hold time after FMC_NWAIT invalid	4T _{HCLK}	-	

^{1.} CL = 30 pF.

^{2.} Guaranteed by characterization results.

^{2.} Guaranteed by characterization results.




Figure 42. Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms

Table 107. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	3T _{HCLK} -1	3T _{HCLK} +2	
t _{v(NWE_NE)}	FMC_NEx low to FMC_NWE low	T _{HCLK} -0.5	T _{HCLK} +1.5	
t _{w(NWE)}	FMC_NWE low time	T _{HCLK} -1	T _{HCLK} +1	
t _{h(NE_NWE)}	FMC_NWE high to FMC_NE high hold time	T _{HCLK} -0.5	-	
t _{v(A_NE)}	FMC_NEx low to FMC_A valid	-	0	
t _{h(A_NWE)}	Address hold time after FMC_NWE high	T _{HCLK} -1	-	ns
t _{v(BL_NE)}	FMC_NEx low to FMC_BL valid	-	1.5	115
t _{h(BL_NWE)}	FMC_BL hold time after FMC_NWE high	T _{HCLK} -0.5	-	
t _{v(Data_NE)}	Data to FMC_NEx low to Data valid	-	T _{HCLK} +4	
t _{h(Data_NWE)}	Data hold time after FMC_NWE high	T _{HCLK} +1	-	
t _{v(NADV_NE)}	FMC_NEx low to FMC_NADV low	-	1	
t _{w(NADV)}	FMC_NADV low time	-	T _{HCLK} +0.5	

^{1.} CL = 30 pF.

^{2.} Guaranteed by characterization results.

Table 108. Asynchronous non-multiplexed SRAM/PSRAM/NOR write-NWAIT timings⁽¹⁾⁽²⁾

	.			
Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	8T _{HCLK} +0.5	8T _{HCLK} +0.5	
t _{w(NWE)}	FMC_NWE low time	6T _{HCLK} -0.5	6T _{HCLK} +0.5	
t _{su(NWAIT_NE)}	FMC_NWAIT valid before FMC_NEx high	6T _{HCLK} +2	-	ns
t _{h(NE_NWAIT)}	FMC_NEx hold time after FMC_NWAIT invalid	4T _{HCLK} +2	-	

- 1. CL = 30 pF.
- 2. Guaranteed by characterization results.

Figure 43. Asynchronous multiplexed PSRAM/NOR read waveforms




Table 109. Asynchronous multiplexed PSRAM/NOR read timings⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	3T _{HCLK} -0.5	3T _{HCLK} +2	
t _{v(NOE_NE)}	FMC_NEx low to FMC_NOE low	2T _{HCLK} -0.5	2T _{HCLK} +0.5	
t _{w(NOE)}	FMC_NOE low time	T _{HCLK} +0.5	T _{HCLK} +1	
t _{h(NE_NOE)}	FMC_NOE high to FMC_NE high hold time	0	-	
t _{v(A_NE)}	FMC_NEx low to FMC_A valid	-	3	
t _{v(NADV_NE)}	FMC_NEx low to FMC_NADV low	0	1	
t _{w(NADV)}	FMC_NADV low time	T _{HCLK} -0.5	T _{HCLK} +1	
t _{h(AD_NADV)}	FMC_AD(address) valid hold time after FMC_NADV high	0	-	ns
t _{h(A_NOE)}	Address hold time after FMC_NOE high	T _{HCLK} -0.5	-	
t _{h(BL_NOE)}	FMC_BL time after FMC_NOE high	0	-	
t _{v(BL_NE)}	FMC_NEx low to FMC_BL valid	-	2	
t _{su(Data_NE)}	Data to FMC_NEx high setup time	T _{HCLK} -2	-	
t _{su(Data_NOE)}	Data to FMC_NOE high setup time	T _{HCLK} -1	-	
t _{h(Data_NE)}	Data hold time after FMC_NEx high	0	-	
t _{h(Data_NOE)}	Data hold time after FMC_NOE high	0	-	

^{1.} CL = 30 pF.

Table 110. Asynchronous multiplexed PSRAM/NOR read-NWAIT timings⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	8T _{HCLK} +2	8T _{HCLK} +4	
t _{w(NOE)}	FMC_NWE low time 5T _{HCLK} -1		5T _{HCLK} +1.5	ns
t _{su(NWAIT_NE)}	NE) FMC_NWAIT valid before FMC_NEx high 5T _{HCLK} +1.5		-	113
t _{h(NE_NWAIT)}	FMC_NEx hold time after FMC_NWAIT invalid	4T _{HCLK} +1	-	

^{1.} CL = 30 pF.

^{2.} Guaranteed by characterization results.

^{2.} Guaranteed by characterization results.




Figure 44. Asynchronous multiplexed PSRAM/NOR write waveforms



Table 111. Asynchronous multiplexed PSRAM/NOR write timings⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	4T _{HCLK} -0.5	4T _{HCLK} +2	
t _{v(NWE_NE)}	FMC_NEx low to FMC_NWE low	T _{HCLK} -0.5	T _{HCLK} +1	
t _{w(NWE)}	FMC_NWE low time	2xT _{HCLK} -1.5	2xT _{HCLK} +1. 5	
t _{h(NE_NWE)}	FMC_NWE high to FMC_NE high hold time	T _{HCLK} -0.5	-	
t _{v(A_NE)}	FMC_NEx low to FMC_A valid	-	3	
t _{v(NADV_NE)}	FMC_NEx low to FMC_NADV low	0	1	
t _{w(NADV)}	FMC_NADV low time	T _{HCLK} -0.5	T _{HCLK} +1	ns
t _{h(AD_NADV)}	FMC_AD(adress) valid hold time after FMC_NADV high	T _{HCLK} -2	-	
t _{h(A_NWE)}	Address hold time after FMC_NWE high	T _{HCLK} -1	-	
t _{h(BL_NWE)}	FMC_BL hold time after FMC_NWE high	T _{HCLK} +0.5	-	
t _{v(BL_NE)}	FMC_NEx low to FMC_BL valid	-	1.5	
t _{v(Data_NADV)}	FMC_NADV high to Data valid	-	T _{HCLK} +4	
t _{h(Data_NWE)}	Data hold time after FMC_NWE high	T _{HCLK} +0.5	-	

^{1.} CL = 30 pF.

Table 112. Asynchronous multiplexed PSRAM/NOR write-NWAIT timings⁽¹⁾⁽²⁾

Symbol	Parameter Min		Max	Unit
t _{w(NE)}	FMC_NE low time	9T _{HCLK} -0.5	9T _{HCLK} +2	
t _{w(NWE)}	FMC_NWE low time	7T _{HCLK} -1.5	7T _{HCLK} +1.5	ns
t _{su(NWAIT_NE)}	FMC_NWAIT valid before FMC_NEx high	6T _{HCLK} +2	-	
t _{h(NE_NWAIT)}	FMC_NEx hold time after FMC_NWAIT invalid	4T _{HCLK} -3	-	

^{1.} CL = 30 pF.

Synchronous waveforms and timings

Figure 45 through Figure 48 represent synchronous waveforms and Table 113 through Table 116 provide the corresponding timings. The results shown in these tables are obtained with the following FMC configuration:

- BurstAccessMode = FMC_BurstAccessMode_Enable
- MemoryType = FMC_MemoryType_CRAM
- WriteBurst = FMC_WriteBurst_Enable
- CLKDivision = 1
- DataLatency = 1 for NOR Flash; DataLatency = 0 for PSRAM

^{2.} Guaranteed by characterization results.

^{2.} Guaranteed by characterization results.

In all timing tables, the $T_{\mbox{\scriptsize HCLK}}$ is the HCLK clock period.




Figure 45. Synchronous multiplexed NOR/PSRAM read timings

Table 113. Synchronous multiplexed NOR/PSRAM read timings⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	FMC_CLK period	2T _{HCLK} -1	-	
t _{d(CLKL-NExL)}	FMC_CLK low to FMC_NEx low (x=02)	-	2	
t _{d(CLKH_NExH)}	FMC_CLK high to FMC_NEx high (x= 02)	T _{HCLK} +0.5	-	
t _{d(CLKL-NADVL)}	FMC_CLK low to FMC_NADV low	-	2.5	
t _{d(CLKL-NADVH)}	FMC_CLK low to FMC_NADV high	1	-	
t _{d(CLKL-AV)}	FMC_CLK low to FMC_Ax valid (x=1625)	-	3.5	
t _{d(CLKH-AIV)}	FMC_CLK high to FMC_Ax invalid (x=1625)	T _{HCLK}	-	
t _{d(CLKL-NOEL)}	FMC_CLK low to FMC_NOE low	-	1.5	ns
t _{d(CLKH-NOEH)}	FMC_CLK high to FMC_NOE high	T _{HCLK} +1	-	
t _{d(CLKL-ADV)}	FMC_CLK low to FMC_AD[15:0] valid	-	4	
t _{d(CLKL-ADIV)}	FMC_CLK low to FMC_AD[15:0] invalid	0	-	
t _{su(ADV-CLKH)}	FMC_A/D[15:0] valid data before FMC_CLK high	0	-	
t _{h(CLKH-ADV)}	FMC_A/D[15:0] valid data after FMC_CLK high	2.5		
t _{su(NWAIT-CLKH)}	FMC_NWAIT valid before FMC_CLK high	0		
t _{h(CLKH-NWAIT)}	FMC_NWAIT valid after FMC_CLK high	4	-	

^{1.} CL = 30 pF.

^{2.} Guaranteed by characterization results.




Figure 46. Synchronous multiplexed PSRAM write timings

Table 114. Synchronous multiplexed PSRAM write timings⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	FMC_CLK period	2T _{HCLK} -1	-	
t _{d(CLKL-NExL)}	FMC_CLK low to FMC_NEx low (x=02)	-	2	
t _{d(CLKH-NExH)}	FMC_CLK high to FMC_NEx high (x= 02)	T _{HCLK} +0.5	-	
t _{d(CLKL-NADVL)}	FMC_CLK low to FMC_NADV low	-	2.5	
t _{d(CLKL-NADVH)}	FMC_CLK low to FMC_NADV high	1	-	
t _{d(CLKL-AV)}	FMC_CLK low to FMC_Ax valid (x=1625)	-	3.5	
t _{d(CLKH-AIV)}	FMC_CLK high to FMC_Ax invalid (x=1625)	T _{HCLK}	-	
t _{d(CLKL-NWEL)}	FMC_CLK low to FMC_NWE low	-	2	ns
t _{d(CLKH-NWEH)}	FMC_CLK high to FMC_NWE high	T _{HCLK} +1	-	115
t _{d(CLKL-ADV)}	FMC_CLK low to FMC_AD[15:0] valid	-	4	
t _{d(CLKL-ADIV)}	FMC_CLK low to FMC_AD[15:0] invalid	0	-	
t _{d(CLKL-DATA)}	FMC_A/D[15:0] valid data after FMC_CLK low	-	5.5	
t _{d(CLKL-NBLL)}	FMC_CLK low to FMC_NBL low	-	2.5	
t _{d(CLKH-NBLH)}	FMC_CLK high to FMC_NBL high	T _{HCLK} +1	-	
t _{su(NWAIT-CLKH)}	FMC_NWAIT valid before FMC_CLK high	0	-	
t _{h(CLKH-NWAIT)}	FMC_NWAIT valid after FMC_CLK high	4		

^{1.} CL = 30 pF.



^{2.} Guaranteed by characterization results.




Figure 47. Synchronous non-multiplexed NOR/PSRAM read timings

Table 115. Synchronous non-multiplexed NOR/PSRAM read timings $^{(1)(2)}$

Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	FMC_CLK period	2T _{HCLK}	-	
t _{d(CLKL-NExL)}	FMC_CLK low to FMC_NEx low (x=02)	-	2.5	
t _{d(CLKH-NExH)}	FMC_CLK high to FMC_NEx high (x= 02)	T _{HCLK} -0.5	-	
t _{d(CLKL-NADVL)}	FMC_CLK low to FMC_NADV low	-	2	
t _{d(CLKL-NADVH)}	FMC_CLK low to FMC_NADV high	0.5	-	
t _{d(CLKL-AV)}	FMC_CLK low to FMC_Ax valid (x=1625)	-	3.5	
t _{d(CLKH-AIV)}	FMC_CLK high to FMC_Ax invalid (x=1625)	T _{HCLK}	-	ns
t _{d(CLKL-NOEL)}	FMC_CLK low to FMC_NOE low	-	2	
t _{d(CLKH-NOEH)}	FMC_CLK high to FMC_NOE high	T _{HCLK} -0.5	-	
t _{su(DV-CLKH)}	FMC_D[15:0] valid data before FMC_CLK high	0	-	
t _{h(CLKH-DV)}	FMC_D[15:0] valid data after FMC_CLK high	5	-	
t _{su(NWAIT-CLKH)}	FMC_NWAIT valid before FMC_CLK high	0	-	
t _{h(CLKH-NWAIT)}	FMC_NWAIT valid after FMC_CLK high	4	-	




DocID025977 Rev 6

227/258

- 1. CL = 30 pF.
- 2. Guaranteed by characterization results.

(WAITCFG = 0b, WAITPOL + 0b)

FMC_NBL



t_{su(NWAITV-CLKH)}

Figure 48. Synchronous non-multiplexed PSRAM write timings



MSv38002V1

 $t_{d(CLKH-NBLH)}$ \rightarrow

th(CLKH-NWAITV)

Symbol Parameter Min Unit Max FMC CLK period 2T_{HCLK}-0.5 t_{w(CLK)} FMC CLK low to FMC NEx low (x=0..2) 2 t_{d(CLKL-NExL)} FMC_CLK high to FMC_NEx high (x= 0...2) T_{HCLK}+0.5 t_{d(CLKH-NExH)} FMC CLK low to FMC NADV low 2 t_{d(CLKL-NADVL)} FMC_CLK low to FMC_NADV high 2.5 t_{d(CLKL-NADVH)} FMC_CLK low to FMC_Ax valid (x=16...25) 5 t_{d(CLKL-AV)} FMC CLK high to FMC Ax invalid (x=16...25) T_{HCLK}-1 t_{d(CLKH-AIV)} ns FMC_CLK low to FMC_NWE low 2 t_{d(CLKL-NWEL)} FMC_CLK high to FMC_NWE high T_{HCLK}-1 t_{d(CLKH-NWEH)} t_{d(CLKL-Data)} FMC_D[15:0] valid data after FMC_CLK low 4.5 FMC_CLK low to FMC_NBL low 1.5 t_{d(CLKL-NBLL)} FMC_CLK high to FMC_NBL high t_{d(CLKH-NBLH)} T_{HCLK}+1 FMC NWAIT valid before FMC CLK high 0 t_{su(NWAIT-CLKH)} FMC_NWAIT valid after FMC_CLK high 4 t_{h(CLKH-NWAIT)}

Table 116. Synchronous non-multiplexed PSRAM write timings⁽¹⁾⁽²⁾

NAND controller waveforms and timings

Figure 49 through Figure 52 represent synchronous waveforms, and Table 117 and Table 118 provide the corresponding timings. The results shown in these tables are obtained with the following FMC configuration:

- COM.FMC_SetupTime = 0x02
- COM.FMC_WaitSetupTime = 0x03
- COM.FMC HoldSetupTime = 0x02
- COM.FMC_HiZSetupTime = 0x03
- ATT.FMC_SetupTime = 0x01
- ATT.FMC WaitSetupTime = 0x03
- ATT.FMC_HoldSetupTime = 0x02
- ATT.FMC HiZSetupTime = 0x03
- Bank = FMC_Bank_NAND
- MemoryDataWidth = FMC_MemoryDataWidth_16b
- ECC = FMC_ECC_Enable
- ECCPageSize = FMC_ECCPageSize_512Bytes
- TCLRSetupTime = 0
- TARSetupTime = 0

In all timing tables, the T_{HCLK} is the HCLK clock period.



DocID025977 Rev 6

^{1.} CL = 30 pF.

^{2.} Guaranteed by characterization results.

FMC_NCEX

ALE (FMC_A17)
CLE (FMC_A16)


FMC_NWE

Th(NOE-ALE)

FMC_NOE (NRE)

FMC_D[15:0]

Figure 49. NAND controller waveforms for read access







Figure 51. NAND controller waveforms for common memory read access



577

MSv38003V1

FMC_NCEX

ALE (FMC_A17)
CLE (FMC_A16)

Td(NCE-NWE)

FMC_NWE

FMC_NOE

FMC_NOE

FMC_D[15:0]

MSv38006V1

Figure 52. NAND controller waveforms for common memory write access

Table 117. Switching characteristics for NAND Flash read cycles $^{(1)(2)}$

Symbol	Parameter	Min	Max	Unit
T _{w(N0E)}	FMC_NOE low width	4T _{HCLK} -1	4T _{HCLK} +1	
T _{su(D-NOE)}	FMC_D[15-0] valid data before FMC_NOE high	16	-	
T _{h(NOE-D)}	FMC_D[15-0] valid data after FMC_NOE high	6	-	ns
T _{d(NCE-NOE)}	FMC_NCE valid before FMC_NOE low	-	3T _{HCLK} +1	
T _{h(NOE-ALE)}	FMC_NOE high to FMC_ALE invalid	2T _{HCLK} -2	-	

^{1.} CL = 30 pF.

Table 118. Switching characteristics for NAND Flash write cycles⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
T _{w(NWE)}	FMC_NWE low width	4T _{HCLK} -1	4T _{HCLK} +1	
T _{v(NWE-D)}	FMC_NWE low to FMC_D[15-0] valid	-	2.5	
T _{h(NWE-D)}	FMC_NWE high to FMC_D[15-0] invalid	3T _{HCLK} -4	-	ns
T _{d(D-NWE)}	FMC_D[15-0] valid before FMC_NWE high	5T _{HCLK} -3	1	113
T _{d(NCE_NWE)}	FMC_NCE valid before FMC_NWE low	-	3T _{HCLK} +1	
T _{h(NWE-ALE)}	FMC_NWE high to FMC_ALE invalid	2T _{HCLK} -2	-	

^{1.} CL = 30 pF.

2. Guaranteed by characterization results.

^{2.} Guaranteed by characterization results.

6.3.30 SWPMI characteristics

The Single Wire Protocol Master Interface (SWPMI) and the associated SWPMI_IO transceiver are compliant with the ETSI TS 102 613 technical specification.

Table 119. SWPMI electrical characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{SWPSTART}	SWPMI regulator startup time	SWP Class B 2.7 V ≤ V _{DD} ≤ 3,3V	-	-	300	μs
t	SWP bit duration	V _{CORE} voltage range 1	500	ı	-	ns
ISWPBIT		V _{CORE} voltage range 2	620	-	-	115


^{1.} Guaranteed by design.



7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

7.1 LQFP144 package information



1. Drawing is not to scale.

57

DocID025977 Rev 6

Package information STM32L486xx

Table 120. LQFP144 - 144-pin, 20 x 20 mm low-profile quad flat package mechanical data

Symbol	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	21.800	22.000	22.200	0.8583	0.8661	0.8740
D1	19.800	20.000	20.200	0.7795	0.7874	0.7953
D3	-	17.500	-	-	0.6890	-
Е	21.800	22.000	22.200	0.8583	0.8661	0.8740
E1	19.800	20.000	20.200	0.7795	0.7874	0.7953
E3	-	17.500	-	-	0.6890	-
е	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
ccc	-	-	0.080			0.0031

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.






Figure 54. LQFP144 - 144-pin,20 x 20 mm low-profile quad flat package recommended footprint

1. Dimensions are expressed in millimeters.

57/

Package information STM32L486xx

Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.





Figure 55. LQFP144 marking (package top view)

Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified
and therefore not approved for use in production. ST is not responsible for any consequences resulting
from such use. In no event will ST be liable for the customer using any of these engineering samples in
production. ST's Quality department must be contacted prior to any decision to use these engineering
samples to run a qualification activity.

577

7.2 UFBGA132 package information

Figure 56. UFBGA132 - 132-ball, 7 x 7 mm ultra thin fine pitch ball grid array package outline



1. Drawing is not to scale.

Table 121. UFBGA132 - 132-ball, 7 x 7 mm ultra thin fine pitch ball grid array package mechanical data

Symbol		millimeters		inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
Α	-	-	0.600	-	-	0.0236
A1	-	-	0.110	-	-	0.0043
A2	-	0.450	-	-	0.0177	-
A3	-	0.130	-	-	0.0051	-
A4	-	0.320	-	-	0.0126	-
b	0.240	0.290	0.340	0.0094	0.0114	0.0134
D	6.850	7.000	7.150	0.2697	0.2756	0.2815
D1	-	5.500	-	-	0.2165	-
Е	6.850	7.000	7.150	0.2697	0.2756	0.2815
E1	-	5.500	-	-	0.2165	-

5//

DocID025977 Rev 6

237/258

Package information STM32L486xx

Table 121. UFBGA132 - 132-ball, 7 x 7 mm ultra thin fine pitch ball grid array package mechanical data (continued)

Symbol	Compleal		millimeters		inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max	
е	-	0.500	-	-	0.0197	-	
Z	-	0.750	-	-	0.0295	-	
ddd	-	0.080	-	-	0.0031	-	
eee	-	0.150	-	-	0.0059	-	
fff	-	0.050	-	-	0.0020	-	

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 57. UFBGA132 - 132-ball, 7 x 7 mm ultra thin fine pitch ball grid array package recommended footprint




Table 122. UFBGA132 recommended PCB design rules (0.5 mm pitch BGA)

Dimension	Recommended values
Pitch	0.5 mm
Dpad	0.280 mm
Dsm	0.370 mm typ. (depends on the soldermask registration tolerance)
Stencil opening	0.280 mm
Stencil thickness	Between 0.100 mm and 0.125 mm
Pad trace width	0.100 mm
Ball diameter	0.280 mm



Device marking

The following figure gives an example of topside marking orientation versus ball A1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 58. UFBGA132 marking (package top view)

Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified
and therefore not approved for use in production. ST is not responsible for any consequences resulting
from such use. In no event will ST be liable for the customer using any of these engineering samples in
production. ST's Quality department must be contacted prior to any decision to use these engineering
samples to run a qualification activity.

5


DocID025977 Rev 6

239/258

Package information STM32L486xx

7.3 LQFP100 package information

Figure 59. LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat package outline



1. Drawing is not to scale.

Table 123. LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package mechanical data

Cumbal	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
А	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	15.800	16.000	16.200	0.6220	0.6299	0.6378
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591
D3	-	12.000	-	-	0.4724	-
Е	15.800	16.000	16.200	0.6220	0.6299	0.6378



inches⁽¹⁾ millimeters **Symbol** Min Тур Max Min Тур Max E1 14.000 14.200 0.5433 0.5512 13.800 0.5591 E3 12.000 0.4724 е 0.500 0.0197 L 0.450 0.600 0.750 0.0177 0.0236 0.0295 L1 1.000 0.0394 k 0.0° 3.5° 7.0° 0.0° 3.5° 7.0° CCC 0.080 0.0031

Table 123. LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package mechanical data (continued)

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 60. LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat recommended footprint

1. Dimensions are expressed in millimeters.

Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

577

DocID025977 Rev 6

241/258

Package information STM32L486xx





Figure 61. LQFP100 marking (package top view)

Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified
and therefore not approved for use in production. ST is not responsible for any consequences resulting
from such use. In no event will ST be liable for the customer using any of these engineering samples in
production. ST's Quality department must be contacted prior to any decision to use these engineering
samples to run a qualification activity.

577

7.4 WLCSP72 package information

Figure 62. WLCSP72 - 72-ball, 4.4084 x 3.7594 mm, 0.4 mm pitch wafer level chip scale package outline



1. Drawing is not to scale.

Table 124. WLCSP72 - 72-ball, 4.4084 x 3.7594 mm, 0.4 mm pitch wafer level chip scale package mechanical data

		millimeters	nillimeters		inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max	
Α	0.525	0.555	0.585	0.0207	0.0219	0.0230	
A1	-	0.175	-	-	0.0069	-	
A2	-	0.380	-	-	0.0150	-	
A3 ⁽²⁾	-	0.025	-	-	0.0010	-	
b ⁽³⁾	0.220	0.250	0.280	0.0087	0.0098	0.0110	
D	4.3734	4.4084	4.4434	0.1722	0.1736	0.1749	
Е	3.7244	3.7594	3.7944	0.1466	0.1480	0.1494	
е	-	0.400	-	-	0.0157	-	
e1	-	3.200	-	-	0.1260	-	
e2	-	3.200	-	-	0.1260	-	
F	-	0.6042	-	-	0.0238	-	
G	-	0.2797	-	-	0.0110	-	

5//

DocID025977 Rev 6

243/258

Package information STM32L486xx

Table 124. WLCSP72 - 72-ball, 4.4084 x 3.7594 mm, 0.4 mm pitch wafer level chip scale package mechanical data (continued)

Symbol			imeters		inches ⁽¹⁾	
Symbol _	Min	Тур	Max	Min	Тур	Max
aaa	-	0.100	-	-	0.0039	-
bbb	-	0.100	-	-	0.0039	-
ccc	-	0.100	-	-	0.0039	-
ddd	-	0.050	-	-	0.0020	-
eee	-	0.050	-	-	0.0020	-

- 1. Values in inches are converted from mm and rounded to 4 decimal digits.
- 2. Back side coating
- 3. Dimension is measured at the maximum bump diameter parallel to primary datum Z.

Figure 63. WLCSP72 - 72-ball, 4.4084 x 3.7594 mm, 0.4 mm pitch wafer level chip scale package recommended footprint




Table 125. WLCSP72 recommended PCB design rules (0.4 mm pitch BGA)

Dimension	Recommended values
Pitch	0.4 mm
Dpad	0.225 mm
Dsm	0.290 mm typ. (depends on the solder mask registration tolerance)
Stencil opening	0.250 mm
Stencil thickness	0.100 mm

Device marking

The following figure gives an example of topside marking orientation versus ball A1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 64. WLCSP72 marking (package top view)

Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified
and therefore not approved for use in production. ST is not responsible for any consequences resulting
from such use. In no event will ST be liable for the customer using any of these engineering samples in
production. ST's Quality department must be contacted prior to any decision to use these engineering
samples to run a qualification activity.



Package information STM32L486xx

LQFP64 package information 7.5

SEATING PLANE С 0.25 mm GAUGE PLANE □ ccc C D1 D3 33 32 E3 П Ш 16 PIN 1 IDENTIFICATION 5W_ME_V3

Figure 65. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline

1. Drawing is not to scale.

Table 126. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package mechanical data

70						
Symbol		millimeters		inches ⁽¹⁾		
Syllibol	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	-	12.000	-	-	0.4724	-
D1	-	10.000	-	-	0.3937	-
D3	-	7.500	-	-	0.2953	-
E	-	12.000	-	-	0.4724	-
E1	-	10.000	-	-	0.3937	-

	package moonamear data (continued)					
Cymphol	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
E3	-	7.500	-	-	0.2953	-
е	-	0.500	-	-	0.0197	-
K	0°	3.5°	7°	0°	3.5°	7°
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
CCC	-	-	0.080	_	-	0.0031

Table 126. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package mechanical data (continued)

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 66. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package recommended footprint

1. Dimensions are expressed in millimeters.

Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

577

DocID025977 Rev 6 247/258

Package information STM32L486xx




Figure 67. LQFP64 marking (package top view)

Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified
and therefore not approved for use in production. ST is not responsible for any consequences resulting
from such use. In no event will ST be liable for the customer using any of these engineering samples in
production. ST's Quality department must be contacted prior to any decision to use these engineering
samples to run a qualification activity.



7.6 Thermal characteristics

The maximum chip junction temperature (T_Jmax) must never exceed the values given in *Table 22: General operating conditions*.

The maximum chip-junction temperature, T_J max, in degrees Celsius, may be calculated using the following equation:

$$T_J \max = T_A \max + (P_D \max x \Theta_{JA})$$

Where:

- T_A max is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in °C/W,
- P_D max is the sum of P_{INT} max and $P_{I/O}$ max (P_D max = P_{INT} max + $P_{I/O}$ max),
- P_{INT} max is the product of all I_{DDXXX} and V_{DDXXX}, expressed in Watts. This is the maximum chip internal power.

P_{I/O} max represents the maximum power dissipation on output pins where:

$$P_{I/O}$$
 max = $\Sigma (V_{OL} \times I_{OL}) + \Sigma ((V_{DDIOx} - V_{OH}) \times I_{OH})$,

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

Symbol	Parameter	Value	Unit
	Thermal resistance junction-ambient LQFP64 - 10 × 10 mm / 0.5 mm pitch	45	
	Thermal resistance junction-ambient LQFP100 - 14 × 14mm	42	
Θ_{JA}	Thermal resistance junction-ambient LQFP144 - 20 × 20 mm	32	°C/W
	Thermal resistance junction-ambient UFBGA132 - 7 × 7 mm	55	
	Thermal resistance junction-ambient WLCSP72	46	

Table 127. Package thermal characteristics

7.6.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org

7.6.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the ordering information scheme shown in *Section 8: Ordering information*.

Each temperature range suffix corresponds to a specific guaranteed ambient temperature at maximum dissipation and, to a specific maximum junction temperature.

As applications do not commonly use the STM32L486xx at maximum dissipation, it is useful to calculate the exact power consumption and junction temperature to determine which temperature range will be best suited to the application.



DocID025977 Rev 6 249/258

Package information STM32L486xx

The following examples show how to calculate the temperature range needed for a given application.

Example 1: High-performance application

Assuming the following application conditions:

Maximum ambient temperature T_{Amax} = 82 °C (measured according to JESD51-2), I_{DDmax} = 50 mA, V_{DD} = 3.5 V, maximum 20 I/Os used at the same time in output at low level with I_{OL} = 8 mA, V_{OL} = 0.4 V and maximum 8 I/Os used at the same time in output at low level with I_{OL} = 20 mA, V_{OL} = 1.3 V

 P_{INTmax} = 50 mA × 3.5 V= 175 mW

 $P_{IOmax} = 20 \times 8 \text{ mA} \times 0.4 \text{ V} + 8 \times 20 \text{ mA} \times 1.3 \text{ V} = 272 \text{ mW}$

This gives: P_{INTmax} = 175 mW and P_{IOmax} = 272 mW:

 $P_{Dmax} = 175 + 272 = 447 \text{ mW}$

Using the values obtained in Table 127 T_{Jmax} is calculated as follows:

For LQFP64, 45 °C/W

 T_{Jmax} = 82 °C + (45 °C/W × 447 mW) = 82 °C + 20.115 °C = 102.115 °C

This is within the range of the suffix 6 version parts ($-40 < T_J < 105$ °C) see Section 8: Ordering information.

In this case, parts must be ordered at least with the temperature range suffix 6 (see Part numbering).

Note:

With this given P_{Dmax} we can find the T_{Amax} allowed for a given device temperature range (order code suffix 6 or 7).

Suffix 6:
$$T_{Amax} = T_{Jmax}$$
 - $(45^{\circ}\text{C/W} \times 447 \text{ mW}) = 105\text{-}20.115 = 84.885 ^{\circ}\text{C}$
Suffix 7: $T_{Amax} = T_{Jmax}$ - $(45^{\circ}\text{C/W} \times 447 \text{ mW}) = 125\text{-}20.115 = 104.885 ^{\circ}\text{C}$

Example 2: High-temperature application

Using the same rules, it is possible to address applications that run at high ambient temperatures with a low dissipation, as long as junction temperature T_J remains within the specified range.

Assuming the following application conditions:

Maximum ambient temperature T_{Amax} = 100 °C (measured according to JESD51-2), I_{DDmax} = 20 mA, V_{DD} = 3.5 V, maximum 20 I/Os used at the same time in output at low level with I_{OL} = 8 mA, V_{OL} = 0.4 V

 P_{INTmax} = 20 mA × 3.5 V= 70 mW

 $P_{IOmax} = 20 \times 8 \text{ mA} \times 0.4 \text{ V} = 64 \text{ mW}$

This gives: P_{INTmax} = 70 mW and P_{IOmax} = 64 mW:

 $P_{Dmax} = 70 + 64 = 134 \text{ mW}$

Thus: P_{Dmax} = 134 mW

Using the values obtained in *Table 127* T_{Jmax} is calculated as follows:


For LQFP64, 45 °C/W

 T_{Jmax} = 100 °C + (45 °C/W × 134 mW) = 100 °C + 6.03 °C = 106.03 °C

This is above the range of the suffix 6 version parts ($-40 < T_{.l} < 105$ °C).

In this case, parts must be ordered at least with the temperature range suffix 7 (see Section 8: Ordering information) unless we reduce the power dissipation in order to be able to use suffix 6 parts.

Refer to *Figure 68* to select the required temperature range (suffix 6 or 7) according to your ambient temperature or power requirements.




7/

Ordering information STM32L486xx

8 Ordering information

Table 128. STM32L486xx ordering information scheme



 This option is available only on STM32L486RGT6ITR part number under specific ordering conditions. Contact your nearest ST sales office for availability.



STM32L486xx Revision history

9 Revision history

Table 129. Document revision history

Date	Revision	Changes
29-May-2015	1	Initial release.
12-Jun-2015	2	Updated Table 16: STM32L486xx pin definitions and Table 84: COMP characteristics.
18-Sep-2015	3	Changed alternate function pin name "SWDAT" into "SWDIO" in all the document. Updated Section 3.9.1: Power supply schemes. Updated Section 3.15.1: Temperature sensor. In all Section 6: Electrical characteristics, renamed table footnotes related to test and characterization. Added Note 2. Updated Table 51: Low-power mode wakeup timings. Updated Table 52: Regulator modes transition times. Updated Table 58: HSI16 oscillator characteristics. Added Table 25: HSI16 frequency versus temperature. Updated Table 59: MSI oscillator characteristics. Updated Table 69: I/O current injection susceptibility. Removed first Note in Table 70: I/O static characteristics. Updated Table 69: I/O current injection susceptibility. Removed second Note in Table 71: Output voltage characteristics. Updated Table 77: ADC accuracy - limited test conditions 1. Added Table 78: ADC accuracy - limited test conditions 2. Added Table 79: ADC accuracy - limited test conditions 3. Added Table 80: ADC accuracy - limited test conditions 4. Updated Table 82: DAC accuracy - limited test conditions 4. Updated Table 83: VREFBUF characteristics. Updated Table 83: VREFBUF characteristics. Updated Table 83: VREFBUF characteristics. Updated Table 96: Quad SPI characteristics in SDR mode. Updated Table 97: QUADSPI characteristics in DDR mode. Updated Table 97: QUADSPI characteristics in DDR mode. Updated Section 7.2: UFBGA132 package information. Updated Table 67: LQFP64 marking (package top view).



Revision history STM32L486xx

Table 129. Document revision history (continued)

Date	Revision	ent revision history (continued) Changes
04-Dec-2015	Revision	In all the document: Stop 1 with main regulator becomes Stop 0 Stop 1 with low-power regulator remains as Stop 1. In Section 4: Pinouts and pin description: PC14/OSC32_IN becomes PC14-OSC32_IN (PC14) PC15/OSC32_OUT becomes PC15-OSC32_OUT (PC15) PH0/OSC_IN becomes PH0-OSC_IN (PH0) PH1/OSC_OUT becomes PH1-OSC_OUT (PH1) PA13 becomes PA13 (JTMS-SWDIO) PA14 becomes PA15 (JTDI) PB3 becomes PB3 (JTDO-TRACESWO) PB4 becomes PB4 (NJTRST). Added Table 13: STM32L486xx USART/UART/LPUART features. Added Note 5. Updated Table 35: Current consumption in Stop 2 mode. Updated Table 35: Current consumption in Stop 1 mode. Updated Table 47: Current consumption in Stop 0 mode. Updated Table 48: Current consumption in Stop 0 mode. Updated Table 49: Current consumption in Shutdown mode. Updated Table 51: Low-power mode wakeup timings. Added Figure 20: VREFINT versus temperature. Updated Table 81: DAC characteristics. Updated Table 121: UFBGA132 - 132-ball, 7 x 7 mm ultra thin fine pitch ball grid array package mechanical
17-Jun-2016	5	Replaced DFSDM by DFSDM1 in many places within the document. Added –: IRTIM (Infrared interface) and updated number of maskable interrupts on cover page. Added IRTIM in Table 6: STM32L486xx peripherals interconnect matrix. Updated number of maskable interrupts and edge detector lines in Section 3.14: Interrupts and events. Added Figure 4: Voltage reference buffer. Added Section 3.25.5: Infrared interface (IRTIM).



STM32L486xx Revision history

Table 129. Document revision history (continued)

Date	Revision	Changes
17-Jun-2016	5 (continued)	Updated Section 3.28: Universal synchronous/asynchronous receiver transmitter (USART). Updated footnotes of Table 21: Current characteristics. Added Table 33: Typical current consumption in Run and Low-power run modes, with different codes running from Flash, ART enable (Cache ON Prefetch OFF). Updated Table 52: Low-power mode wakeup timings. Added Table 54: Wakeup time using USART/LPUART. Updated OPAMPx_VINM in Table 70: I/O static characteristics. Added footnote to Figure 27: Recommended NRST pin protection. Updated Table 75: Analog switches booster characteristics. Updated footnotes of Figure 29: Typical connection diagram using the ADC. Updated footnotes of Table 84: VREFBUF characteristics. Updated Table 86: OPAMP characteristics. Added Section 6.3.30: SWPMI characteristics. Updated Table 128: STM32L486xx ordering information scheme.
06-Jul-2017	6	Added: - Table 10: DFSDM1 implementation - Figure 6: STM32L486Zx, external SMPS device, LQFP144 pinout ⁽¹⁾ - Figure 10: STM32L486Jx, external SMPS device, WLCSP72 ballout ⁽¹⁾ - Figure 12: STM32L486Rx, external SMPS device, LQFP64 pinout ⁽¹⁾ - Table 28: Current consumption in Run modes, code with data processing running from Flash, ART enable (Cache ON Prefetch OFF) and power supplied by external SMPS (VDD12 = 1.10 V) - Table 30: Current consumption in Run modes, code with data processing running from Flash, ART disable and power supplied by external SMPS (VDD12 = 1.10 V) - Table 32: Current consumption in Run, code with data processing running from SRAM1 and power supplied by external SMPS (VDD12 = 1.10 V) - Table 34: Typical current consumption in Run, with different codes running from Flash, ART enable (Cache ON Prefetch OFF) and power supplied by external SMPS (VDD12 = 1.10 V)



Revision history STM32L486xx

Table 129. Document revision history (continued)

Date	Revision	Changes
		 Table 35: Typical current consumption in Run, with different codes running from Flash, ART enable (Cache ON Prefetch OFF) and power supplied by external SMPS (VDD12 = 1.05 V) Table 37: Typical current consumption in Run modes,
		with different codes running from Flash, ART disable and power supplied by external SMPS (VDD12 = 1.10 V)
		 Table 38: Typical current consumption in Run modes, with different codes running from Flash, ART disable and power supplied by external SMPS (VDD12 = 1.05 V)
		 Table 40: Typical current consumption in Run mode, with different codes running from SRAM1 and power supplied by external SMPS (VDD12 = 1.10 V)
		 Table 41: Typical current consumption in Run mode, with different codes running from SRAM1 and power supplied by external SMPS (VDD12 = 1.05 V)
		 Table 43: Current consumption in Sleep, Flash ON and power supplied by external SMPS (VDD12 = 1.10 V)
		 Table 54: Wakeup time using USART/LPUART Section 6.3.16: Extended interrupt and event controller input (EXTI) characteristics
	6	- Section 6.3.30: SWPMI characteristics
06-Jul-2017	(continued)	 Table 104: USB BCD DC electrical characteristics
		 Figure 40: USB OTG timings – definition of data signal rise and fall time
		Sections updated:
		- Section : Features
		- Section 2: Description
		- Section 3.9.1: Power supply schemes
		 Section 3.9.3: Voltage regulator Section 3.14.2: Extended interrupt/event controller (EXTI)
		- Section 3.25.6: Independent watchdog (IWDG)
		 Section 3.28: Universal synchronous/asynchronous receiver transmitter (USART)Section 3.29: Low-power universal asynchronous receiver transmitter (LPUART)
		 Section 3.35: Universal serial bus on-the-go full-speed (OTG_FS)
		- Section 6.2: Absolute maximum ratings
		- Section 6.3.5: Supply current characteristics
		 Section 6.3.18: Analog-to-Digital converter characteristics
		- Section : USB OTG full speed (FS) characteristics
		- Section 7: Package information
		- Section 8: Ordering information



STM32L486xx Revision history

Table 129. Document revision history (continued)

Revision	Changes
	Tables updated: Table 2: STM32L486xx family device features and peripheral counts Table 4: STM32L486xx modes overview Table 16: STM32L486xx pin definitions Table 17: Alternate function AF0 to AF7 (for AF8 to AF15 see Table 18) to update FMC_INT3 to FMC_INT and FMC_NCE3 to FMC_NCE Table 20: Voltage characteristics Table 70: I/O static characteristics Table 76: ADC characteristics Table 82: DAC characteristics Table 102: USB OTG DC electrical characteristics Table 103: USB OTG electrical characteristics Table 121: UFBGA132 - 132-ball, 7 x 7 mm ultra thin fine pitch ball grid array package mechanical data Table 128: STM32L486xx ordering information scheme Figure updated: Figure 11: STM32L486xx block diagram Figure 5: STM32L486xx LQFP144 pinout ⁽¹⁾ Figure 17: Current consumption measurement scheme with and without external SMPS power supply Figure 56: UFBGA132 - 132-ball, 7 x 7 mm ultra thin fine pitch ball grid array package outline Footnotes updated for: Table 2: STM32L486xx family device features and peripheral counts Table 4: STM32L486xx modes overview Table 16: STM32L486xx modes overview Table 21: Current characteristics Table 21: Current characteristics
	 Figure 17: Current consumption measurement scheme with and without external SMPS power supply Figure 56: UFBGA132 - 132-ball, 7 x 7 mm ultra thin fine pitch ball grid array package outline Footnotes updated for: Table 2: STM32L486xx family device features and peripheral counts Table 4: STM32L486xx modes overview
	- Table 21: Current characteristics
	Revision 6



257/258

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved