



## 1 Device block diagram

Figure 1. Block diagram



## 2 Pin configuration

Figure 2. Pin configuration (top view)



AMG300320171101MT

Table 1. Pin description

Pin n°	Symbol	Note
1	GND	Ground pin.
2	dv/dt	The internal dv/dt circuit controls the slew rate of the output voltage on turn-on. The internal capacitor allows a ramp-up time of around 1 ms. An external capacitor can be added to this pin to increase the ramp time. If an additional capacitor is not required, this pin should be left open.
3	En/fault	The Enable/Fault pin is a tri-state, bi-directional interface. During normal operation the pin must be left floating, or it can be used to disable the output of the device by pulling it to ground using an open drain or open collector device. If a thermal fault occurs, the voltage on this pin goes into an intermediate state to signal a monitor circuit that the device is in thermal shutdown. It can be connected to another device of this family to cause a simultaneous shutdown during thermal events.
4	I-Limit	A resistor between this pin and the Source pin sets the overload and short-circuit current limit levels.
5	N/C	Not connected.
6 to 10	V <sub>OUT</sub> /Source	Connected to the source of the internal power MOSFET and to the output terminal of the fuse.
11	V <sub>CC</sub>	Exposed pad. Positive input voltage must be connected to V <sub>CC</sub> .

### 3 Maximum ratings

**Table 2. Absolute maximum ratings**

Symbol	Parameter	Value	Unit
$V_{CC}$	Positive power supply voltage (steady-state)	-0.3 to 18	V
	Positive power supply voltage (max. 100 ms)	-0.3 to 25	
$V_{OUT/source}$	(max. 100 ms)	-0.3 to $V_{CC}+0.3$	V
I-Limit	(max. 100 ms)	-0.3 to 25	V
En/fault		-0.3 to 7	V
dv/dt		-0.3 to 7	V
$T_{op}$	Operating junction temperature range	-40 to 125	°C
$T_{STG}$	Storage temperature range	-65 to 150	°C
$T_{LEAD}$	Lead temperature (soldering) 10 s	260	°C

1. The thermal limit is set above the maximum thermal ratings. It is not recommended to operate the device at temperatures greater than the maximum ratings for extended periods of time.

Note: Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.

**Table 3. Thermal data**

Symbol	Parameter	Value	Unit
$R_{thJA}$	Thermal resistance junction-ambient	52.7	°C/W
$R_{thJC}$	Thermal resistance junction-case	17.4	°C/W

1. The value refers to the package mounted on a 4 layer JEDEC standard test board with 4 thermal vias connecting the thermal land to the first buried plane.

**Table 4. ESD performance**

Symbol	Parameter	Test condition	Value	Unit
ESD	ESD protection	HBM	2	kV
		MM	200	V
		CDM	500	V

## 4 Electrical characteristics

$V_{CC} = 12 \text{ V}$ ,  $V_{EN} = 3.3 \text{ V}$ ,  $C_I = 10 \mu\text{F}$ ,  $C_O = 47 \mu\text{F}$ ,  $T_J = 25^\circ\text{C}$  (unless otherwise specified).

Table 5. Electrical characteristics for STEF12E

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
<b>Under/overvoltage protection</b>						
$V_{Clamp}$	Output clamping voltage	$V_{CC} = 18 \text{ V}$	13.8	15	16.2	V
$V_{UVLO}$	Undervoltage lockout	Turn-on, voltage rising	7.7	8.5	9.3	V
$V_{Hyst}$	UVLO hysteresis			0.80		V
<b>Power MOSFET</b>						
$t_{dly}$	Delay time	Enabling of chip to $I_D = 100 \text{ mA}$ with a 1 A resistive load		350		$\mu\text{s}$
$R_{DSon}$	On-resistance <sup>(1)</sup>		35	45	55	$\text{m}\Omega$
		-40 °C < $T_J$ < 125 °C <sup>(2)</sup>			70	
$V_{OFF}$	Off-state output voltage	$V_{CC} = 18 \text{ V}$ , $V_{GS} = 0$ , $R_L = \text{infinite}$		40	100	mV
$I_D$	Continuous current	0.5 in <sup>2</sup> pad, $T_A = 25^\circ\text{C}$ <sup>(2)</sup>		3.6		A
		Minimum copper, $T_A = 80^\circ\text{C}$		1.7		
<b>Current limit</b>						
$I_{Short}$	Short-circuit current limit	$R_{Limit} = 22 \Omega$	3.3	4.4	5.5	A
$I_{Lim}$	Overload current limit	$R_{Limit} = 22 \Omega$		4.4		A
<b>dv/dt circuit</b>						
$dv/dt$	Output voltage ramp time	Enable to $V_{OUT} = 11.7 \text{ V}$ , No $C_{dv/dt}$	0.5	0.9	2.6	ms
<b>Enable/fault</b>						
$V_{IL}$	Low level input voltage	Output disabled	0.35	0.58	0.81	V
$V_{I(INT)}$	Intermediate level input voltage	Thermal fault, output disabled	0.82	1.4	1.95	V
$V_{IH}$	High level input voltage	Output enabled	1.96	2.64	3.3	V
$V_{I(MAX)}$	High state maximum voltage		3.4	4.3	5.4	V
$I_{IL}$	Low level input current (sink)	$V_{Enable} = 0 \text{ V}$		-10	-30	$\mu\text{A}$
$I_I$	High level leakage current for external switch	$V_{Enable} = 3.3 \text{ V}$			1	$\mu\text{A}$
	Maximum fan-out for fault signal	Total numbers of chips that can be connected to this pin for simultaneous shutdown			3	Units
<b>Total device</b>						
$I_{Bias}$	Bias current	Device operational		1.5	2	$\text{mA}$
		Thermal shutdown		1		
$V_{min}$	Minimum operating voltage				7.6	V
<b>Thermal latch</b>						
$TSD$	Shutdown temperature	(1)		165		°C

1. Pulse test: pulse width = 300  $\mu\text{s}$ , duty cycle = 2%.
2. Guaranteed by design, but not tested in production.

## 5 Typical application

Figure 3. Application circuit





Figure 4. Typical HDD application circuit



## 6 Operating modes

### 6.1 Turn-on

When the input voltage is applied, the enable/fault pin goes up to the high state, enabling the internal control circuitry.

After an initial delay time of typically 350 µs, the output voltage is supplied with a slope defined by the internal dv/dt circuitry. If no additional capacitor is connected to dv/dt pin, the total time, from the enable signal going high to the output voltage reaching the nominal value, is around 1 ms (refer to [Figure 5. Delay time and V<sub>OUT</sub> ramp-up time](#)).

### 6.2 Normal operating conditions

The STEF12E E-Fuse behaves like a mechanical fuse, buffering the circuitry on its output with the same voltage shown on its input, with a small voltage fall due to the N-channel MOSFET R<sub>DS(on)</sub>.

### 6.3 Output voltage clamp

This internal protection circuit clamps the output voltage to a maximum safe value, typically 15 V, if the input voltage exceeds this threshold.

### 6.4 Current limiting

When an overload event occurs, the current limiting circuit reduces the conductivity of the power MOSFET, in order to clamp the output current at the value selected externally by the limiting resistor R<sub>Lim</sub> (see [Figure 3. Application circuit](#)).

### 6.5 Thermal shutdown

If the device temperature exceeds the thermal latch threshold, typically 165 °C, the thermal shutdown circuitry turns the power MOSFET off, thus disconnecting the load. The EN/fault pin of the device is automatically set to an intermediate voltage, in order to signal the overtemperature event. In this condition the E-Fuse can be reset either by cycling the supply voltage or by pulling down the EN pin below the V<sub>IL</sub> threshold and then releasing it.

### 6.6 R-Lim calculation

As shown in [Figure 3. Application circuit](#), the device uses an internal N-channel SenseFET with a fixed ratio, to monitor the output current and limit it at the level set by the user.

To achieve the requested current limitation, the R-Lim value can be estimated by using the following theoretical formula, together with the graph in [Figure 13. Current limit vs. R<sub>Lim</sub>](#).

$$R_{Lim} = \frac{95}{I_{Short}} \quad (1)$$

### 6.7 C<sub>dv/dt</sub> calculation

Connecting a capacitor between the C<sub>dv/dt</sub> pin and GND allows the modification of the output voltage ramp-up time.

Given the desired time interval Δt, during which the output voltage goes from zero to its maximum value, the capacitance to be added to the C<sub>dv/dt</sub> pin can be calculated using the following theoretical formula:


$$C_{dv/dt} = 3.92 \times 10^{-8} \Delta t - 35.3 \times 10^{-12} \quad (2)$$

Where C<sub>dv/dt</sub> is expressed in farads and the time in seconds.

The addition of an external C<sub>dv/dt</sub> also influences the initial delay time, defined as the time between the enable signal going high and the start of the V<sub>OUT</sub> slope ([Figure 5. Delay time and V<sub>OUT</sub> ramp-up time](#)).

The contribution of the external capacitor to this time interval can be estimated by using the following theoretical formula:

$$\text{delay time [s]} = 35 \times 10^{-5} + 71 \times 10^5 \times C_{dv/dt} [F] \quad (3)$$

**Figure 5. Delay time and V<sub>OUT</sub> ramp-up time**

AMG300320171104MT

## 6.8 En/fault pin


The En/fault pin has the dual function to control the output of the device and, at the same time, provide the application with information about the device status.

When it is used as a standard enable pin, it should be connected to an external open-drain or open-collector device. In this case, when it is pulled to low logic level, it turns the output of the E-Fuse off.

If this pin is left floating, since it has an internal pull-up circuitry, the output of the E-Fuse is kept on, in normal operating conditions.

In case of thermal fault, the pin is pulled to an intermediate state ([Figure 6. En/fault pin status](#)). This signal can be provided to a monitor circuit, informing it that a thermal shutdown has occurred, or it can be directly connected to the Enable/fault pin of the other STEFxx devices on the same application in order to achieve a simultaneous enable/disable feature.

When a thermal fault occurs, the device can be reset either by cycling the supply voltage or by pulling down the Enable pin below the V<sub>IL</sub> threshold and then releasing it.

**Figure 6. En/fault pin status**


AMG300320171105MT

## 7


## Typical performance characteristics

The following plots are referred to the typical application circuit and, unless otherwise noted, at  $T_A = 25^\circ\text{C}$ .


**Figure 7. Clamping voltage vs. temperature**




**Figure 8. UVLO voltage vs. temperature**




**Figure 9. UVLO hysteresis vs. temperature**




**Figure 10. Off-state voltage vs. temperature**






**Figure 11. Bias current (device operational)**




**Figure 12. ON-resistance vs. temperature**



**Figure 13. Current limit vs.  $R_{\text{LIMIT}}$** **Figure 14. Thermal latch delay vs. power****Figure 15.  $V_{\text{OUT}}$  ramp-up vs. enable**


$V_{\text{CC}} = 12 \text{ V}, C_{\text{IN}} = 10 \mu\text{F}, C_{\text{OUT}} = 10 \mu\text{F}, R_{\text{LIMIT}} = 22 \Omega, N_0$   
 $C_{\text{dv/dt}}, T = 25 \text{ }^{\circ}\text{C}$

AMG300320171114MT

**Figure 16.  $V_{\text{OUT}}$  clamping**


$V_{\text{CC}} = 18 \text{ V}, C_{\text{IN}} = 10 \mu\text{F}, R_{\text{LIMIT}} = 22 \Omega, \text{No } C_{\text{dv/dt}}, T = 25 \text{ }^{\circ}\text{C}$

AMG300320171115MT

**Figure 17. Line transient**


$V_{\text{CC}} = 12 \text{ V}, R_{\text{LIMIT}} = 22 \Omega, V_{\text{OUT}} = \text{connected to GND}$

AMG300320171116MT


**Figure 18. Startup into output short-circuit**

$V_{\text{CC}} = 12 \text{ V}, R_{\text{LIMIT}} = 22 \Omega, V_{\text{OUT}} = \text{connected to GND}$

AMG300320171117MT

**Figure 19. Thermal latch from 2 A load to short-circuit**

AMG300320171118MT

**Figure 20. Startup into output short-circuit (fast rise)** $V_{CC} = 12\text{ V}$ ,  $R_{LIMIT} = 22\text{ }\Omega$ ,  $V_{OUT} = \text{connected to GND}$ 

AMG300320171119MT

**8**


## Package information

---

In order to meet environmental requirements, ST offers these devices in different grades of **ECOPACK®** packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK® is an ST trademark.

## 8.1 DFN10 (3x3 mm) package information


Figure 21. DFN10 (3x3 mm) package outline



7426335\_L

**Table 6. DFN10 (3x3 mm) mechanical data**


Dim.	mm		
	Min.	Typ.	Max.
A	0.80	0.90	1.00
A1		0.02	0.05
A2		0.70	
A3		0.20	
b	0.18	0.23	0.30
D	2.85	3.00	3.15
D2	2.23	2.38	2.50
E	2.85	3.00	3.15
E2	1.49	1.64	1.75
E3	0.230		
E4	0.365		
e		0.50	
L	0.30	0.40	0.50
ddd			0.08

**Figure 22. DFN10 (3x3 mm) recommended footprint**

7426335\_L

## 8.2 DFN10 (3 x 3 mm) package information

Figure 23. DFN10 (3x3 mm) tape and reel outline



Note: Drawing not in scale

Table 7. DFN10 (3x3 mm) tape and reel mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A			330
C	12.8		13.2
D	20.2		
N	60		
T			18.4
Ao		3.3	
Bo		3.3	
Ko		1.1	
Po		4	
P		8	

## Revision history

**Table 8. Document revision history**

Date	Revision	Changes
30-Oct-2018	1	Initial release.

## Contents

<b>1</b>	<b>Device block diagram</b>	<b>2</b>
<b>2</b>	<b>Pin configuration</b>	<b>3</b>
<b>3</b>	<b>Maximum ratings</b>	<b>4</b>
<b>4</b>	<b>Electrical characteristics</b>	<b>5</b>
<b>5</b>	<b>Typical application</b>	<b>6</b>
<b>6</b>	<b>Operating modes</b>	<b>7</b>
<b>6.1</b>	Turn-on	7
<b>6.2</b>	Normal operating conditions	7
<b>6.3</b>	Output voltage clamp	7
<b>6.4</b>	Current limiting	7
<b>6.5</b>	Thermal shutdown	7
<b>6.6</b>	R-Lim calculation	7
<b>6.7</b>	C <sub>dv/dt</sub> calculation	7
<b>6.8</b>	En/fault pin	8
<b>7</b>	<b>Typical performance characteristics</b>	<b>9</b>
<b>8</b>	<b>Package information</b>	<b>12</b>
<b>8.1</b>	DFN10L (3x3 mm) package information	12
<b>8.2</b>	DFN10 (3 x 3 mm) package information	14
<b>Revision history</b>		<b>16</b>
<b>Contents</b>		<b>17</b>
<b>List of tables</b>		<b>18</b>
<b>List of figures</b>		<b>19</b>

## List of tables

<b>Table 1.</b>	Pin description . . . . .	3
<b>Table 2.</b>	Absolute maximum ratings . . . . .	4
<b>Table 3.</b>	Thermal data . . . . .	4
<b>Table 4.</b>	ESD performance . . . . .	4
<b>Table 5.</b>	Electrical characteristics for STEF12E . . . . .	5
<b>Table 6.</b>	DFN10 (3x3 mm) mechanical data . . . . .	14
<b>Table 7.</b>	DFN10 (3x3 mm) tape and reel mechanical data . . . . .	15
<b>Table 8.</b>	Document revision history . . . . .	16

## List of figures

<b>Figure 1.</b>	Block diagram . . . . .	2
<b>Figure 2.</b>	Pin configuration (top view) . . . . .	3
<b>Figure 3.</b>	Application circuit . . . . .	6
<b>Figure 4.</b>	Typical HDD application circuit . . . . .	6
<b>Figure 5.</b>	Delay time and $V_{OUT}$ ramp-up time . . . . .	8
<b>Figure 6.</b>	En/fault pin status . . . . .	8
<b>Figure 7.</b>	Clamping voltage vs. temperature . . . . .	9
<b>Figure 8.</b>	UVLO voltage vs. temperature . . . . .	9
<b>Figure 9.</b>	UVLO hysteresis vs. temperature . . . . .	9
<b>Figure 10.</b>	Off-state voltage vs. temperature . . . . .	9
<b>Figure 11.</b>	Bias current (device operational) . . . . .	9
<b>Figure 12.</b>	ON-resistance vs. temperature . . . . .	9
<b>Figure 13.</b>	Current limit vs. $R_{Limit}$ . . . . .	10
<b>Figure 14.</b>	Thermal latch delay vs. power . . . . .	10
<b>Figure 15.</b>	$V_{OUT}$ ramp-up vs. enable . . . . .	10
<b>Figure 16.</b>	$V_{OUT}$ clamping . . . . .	10
<b>Figure 17.</b>	Line transient . . . . .	10
<b>Figure 18.</b>	Startup into output short-circuit . . . . .	10
<b>Figure 19.</b>	Thermal latch from 2 A load to short-circuit . . . . .	11
<b>Figure 20.</b>	Startup into output short-circuit (fast rise) . . . . .	11
<b>Figure 21.</b>	DFN10 (3x3 mm) package outline . . . . .	13
<b>Figure 22.</b>	DFN10 (3x3 mm) recommended footprint . . . . .	14
<b>Figure 23.</b>	DFN10 (3x3 mm) tape and reel outline . . . . .	15

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics – All rights reserved