

## Typical Application Circuit




Figure 1. Fixed Voltage Regulator





Figure 2. Adjustable Voltage Regulator

## Function Pin Description

Pin No.		Pin Name	Pin Function
SOP-8 (Exposed Pad)	WDFN-10L 3x3		
3	7, 8, 9	VIN	Supply Input Voltage.
2	6	EN	Chip Enable (Active-High).
4	10	VDD	Supply Voltage of Control Circuitry.
1	5	PGOOD	Power Good Open Drain Output.
7	4	ADJ	Set the output voltage by the internal feedback resistors when ADJ is grounded. If external feedback resistors is used, $V_{OUT} = 0.8V \times (R1 + R2)/R2$ .
6	1, 2, 3	VOUT	Output Voltage.
5	--	NC	No Internal Connection.
8, 9 (Exposed Pad)	11 (Exposed Pad)	GND	Ground. The exposed pad must be soldered to a large PCB and connected to GND for maximum power dissipation.

## Function Block Diagram



**Absolute Maximum Ratings** (Note 1)

- Supply Voltage, VIN ----- 1V to 6V
- Control Voltage, VDD ----- 3V to 6V
- Output Voltage, VOUT ----- 0.8 to 6V
- Power Dissipation, PD @ TA = 25°C
  - SOP-8 (Exposed Pad) ----- 1.33W
  - WDFN-10L 3x3 ----- 1.67W
- Package Thermal Resistance (Note 2)
  - SOP-8 (Exposed Pad), θJA ----- 75°C/W
  - SOP-8 (Exposed Pad), θJC ----- 15°C/W
  - WDFN-10L 3x3, θJA ----- 60°C/W
- Junction Temperature ----- 150°C
- Lead Temperature (Soldering, 10 sec.) ----- 260°C
- Storage Temperature Range ----- -65°C to 150°C
- ESD Susceptibility (Note 3)
  - HBM (Human Body Mode) ----- 2kV
  - MM (Machine Mode) ----- 200V

**Recommended Operating Conditions** (Note 4)

- Supply Voltage, V<sub>IN</sub> ----- 1.4V to 5.5V
- Control Voltage, VDD (V<sub>DD</sub> > V<sub>OUT</sub> + 1.5V) ----- 3V to 5.5V
- Control Voltage with PGOOD, VDD (Note 8) ----- 4.5V to 5.5V
- Junction Temperature Range ----- -40°C to 125°C
- Ambient Temperature Range ----- -40°C to 85°C

**Electrical Characteristics**(V<sub>IN</sub> = V<sub>OUT</sub> + 500mV, V<sub>EN</sub> = V<sub>DD</sub> = 5V, C<sub>IN</sub> = C<sub>OUT</sub> = 10μF, T<sub>A</sub> = T<sub>J</sub> = 25°C, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
POR Threshold			2.4	2.7	3	V
POR Hysteresis			0.15	0.2	--	V
Adjustable Pin Threshold	V <sub>TH_ADJ</sub>	I <sub>OUT</sub> = 1mA	--	0.2	0.4	V
Reference Voltage (ADJ Pin Voltage)	V <sub>ADJ</sub>	I <sub>OUT</sub> = 1mA	0.788	0.8	0.812	V
Fixed Output Voltage Range	ΔV <sub>OUT</sub>		-1.5	0	1.5	%
Line Regulation (V <sub>IN</sub> )	ΔV <sub>LINE_IN</sub>	V <sub>IN</sub> = V <sub>OUT</sub> + 0.5V to 5V, I <sub>OUT</sub> = 1mA	--	0.2	0.6	%
Load Regulation (Note 5)	ΔV <sub>LOAD</sub>	V <sub>IN</sub> = V <sub>OUT</sub> + 1V, I <sub>OUT</sub> = 1mA to 3A	--	0.2	1	%
Dropout Voltage (Note 6)	V <sub>DROP</sub>	I <sub>OUT</sub> = 2A	--	150	250	mV
		I <sub>OUT</sub> = 3A	--	210	350	
Quiescent Current (Note 7)	I <sub>Q</sub>	V <sub>DD</sub> = 5.5V	--	0.6	1.2	mA
Current Limit	I <sub>LIM</sub>		3.2	4.5	--	A

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Short Circuit Current		$V_{OUT} < 0.2V$	0.5	1.8	--	A
In-rush Current		$C_{OUT} = 10\mu F$ , Enable Start-up	--	0.6	--	A
$V_{OUT}$ Pull Low Resistance		$V_{EN} = 0V$	--	150	--	$\Omega$
<b>Chip Enable</b>						
EN Input Bias Current	$I_{EN}$	$V_{EN} = 0V$	--	12	--	$\mu A$
VDD Shutdown Current	RT9018A	$I_{SHDN}$	$V_{EN} = 0V$	--	10	20
	RT9018B			--	--	1
EN Threshold Voltage	Logic-Low	$V_{ENL}$	$V_{DD} = 5V$	--	--	0.7
	Logic-High	$V_{ENH}$	$V_{DD} = 5V$	1.2	--	--
<b>Power Good</b>						
PGOOD Rising Threshold			--	90	93	%
PGOOD Hysteresis			3	10	--	%
PGOOD Sink Capability		$I_{PGOOD} = 10mA$	--	0.2	0.4	V
PGOOD Delay			0.5	1.5	5	ms
<b>Thermal Protection</b>						
Thermal Shutdown Temperature	$T_{SD}$		--	160	--	$^{\circ}C$
Thermal Shutdown Hysteresis	$\Delta T_{SD}$		--	30	--	$^{\circ}C$
Thermal Shutdown Temperature Fold-back		$V_{OUT} < 0.4V$	--	110	--	$^{\circ}C$

**Note 1.** Stresses beyond those listed "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

**Note 2.**  $\theta_{JA}$  is measured at  $T_A = 25^{\circ}C$  on a high effective thermal conductivity four-layer test board per JEDEC 51-7.  $\theta_{JC}$  is measured at the exposed pad of the package.

**Note 3.** Devices are ESD sensitive. Handling precaution recommended.

**Note 4.** The device is not guaranteed to function outside its operating conditions.







**Note 5.** Regulation is measured at constant junction temperature by using a 2ms current pulse. Devices are tested for load regulation in the load range from 1mA to 3A.







**Note 6.** The dropout voltage is defined as  $V_{IN} - V_{OUT}$ , which is measured when  $V_{OUT}$  is  $V_{OUT(NORMAL)} - 100mV$ .







**Note 7.** Quiescent, or ground current, is the difference between input and output currents. It is defined by  $I_Q = I_{IN} - I_{OUT}$  under no load condition ( $I_{OUT} = 0mA$ ). The total current drawn from the supply is the sum of the load current plus the ground pin current.


**Note 8.** The control voltage must within 4.5V to 5.5V when using PGOOD function.

## Typical Operating Characteristics









## Application Information

### Adjustable Mode Operation

The output voltage of RT9018A/B is adjustable from 0.8V to ( $V_{IN} - V_{DROP}$ ) by external voltage divider resistors as shown in Typical Application Circuit (Figure 2). The value of resistors R1 and R2 should be more than  $10k\Omega$  to reduce the power loss. The  $V_{DD}$  must be greater than ( $V_{OUT} + 1.5V$ ).

### Enable

The RT9018A/B goes into shutdown mode when the EN pin is in the logic low condition. During this condition, the pass transistor, error amplifier, and band gap are turned off, reducing the supply current to  $10\mu A$  typical. The RT9018A/B goes into operation mode when the EN pin is in the logic high condition. If the EN pin is floating, NOTE that the RT9018A/B internal initial logic level. For RT9018A, the EN pin function pulls high level internally. So the regulator will be turn on when EN pin is floating. For RT9018B, the EN pin function pulls low level internally. So the regulator will be turn off when EN pin is floating.

### Output Capacitor

The RT9018A/B is specifically designed to employ ceramic output capacitors as low as  $10\mu F$ . The ceramic capacitors offer significant cost and space savings, along with high frequency noise filtering.

### Input Capacitor

Good bypassing is recommended from input to ground to help improve AC performance. A  $10\mu F$  input capacitor or greater located as close as possible to the IC is recommended.

### Current Limit

The RT9018A/B contains an independent current limit and the short circuit current protection to prevent unexpected applications. The current limit monitors and controls the pass transistor' s gate voltage, limiting the output current to higher than  $4.5A$  typical. When the output voltage is less than  $0.4V$ , the short circuit current protection starts the current fold back function and maintains the loading current  $1.8A$ . The output can be shorted to ground indefinitely without damaging the part.

### Power Good

The power good function is an open-drain output. Connects  $100k\Omega$  pull up resistor to  $V_{OUT}$  to obtain an output voltage. The PGOOD pin will output high immediately after the output voltage arrives  $90\%$  of normal output voltage. The PGOOD pin will output high with typical  $1.5ms$  delay time.

### Thermal-Shutdown Protection

Thermal protection limits power dissipation to prevent IC over temperature in RT9018A/B. When the operation junction temperature exceeds  $160^{\circ}C$ , the over-temperature protection circuit starts the thermal shutdown function and turns the pass transistor off. The pass transistor turn on again after the junction temperature cools by  $30^{\circ}C$ . RT9018A/B lowers its OTP trip level from  $160^{\circ}C$  to  $110^{\circ}C$  when output short circuit occurs ( $V_{OUT} < 0.4V$ ). It limits IC case temperature under  $100^{\circ}C$  and provides maximum safety to customer while output short circuit occurring.

### Power Dissipation

For continuous operation, do not exceed absolute maximum operation junction temperature  $125^{\circ}C$ . The power dissipation definition in device is :

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} + V_{IN} \times I_Q$$

The maximum power dissipation depends on the thermal resistance of IC package, PCB layout, the rate of surroundings airflow and temperature difference between junctions to ambient. The maximum power dissipation can be calculated by following formula :

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

Where  $T_{J(MAX)}$  is the maximum operation junction temperature  $125^{\circ}C$ ,  $T_A$  is the ambient temperature and the  $\theta_{JA}$  is the junction to ambient thermal resistance.

For recommended operating conditions specification, where  $T_{J(MAX)}$  is the maximum junction temperature of the die ( $125^{\circ}C$ ) and  $T_A$  is the maximum ambient temperature. The junction to ambient thermal resistance for SOP-8 (Exposed Pad) package is  $75^{\circ}C/W$  on the standard JEDEC 51-7 (4 layers, 2S2P) thermal test board. The copper thickness is 2oz. The maximum power dissipation at  $T_A = 25^{\circ}C$  can be calculated by following

formula :

$$P_D(\text{MAX}) = (125^\circ\text{C} - 25^\circ\text{C}) / (75^\circ\text{C}/\text{W}) = 1.33\text{W} \text{ (SOP-8 Exposed Pad on the minimum layout)}$$

### Layout Considerations

The thermal resistance  $\theta_{JA}$  of SOP-8 (Exposed Pad) is determined by the package design and the PCB design. However, the package design had been designed. If possible, it's useful to increase thermal performance by the PCB design. The thermal resistance  $\theta_{JA}$  can be decreased by adding a copper under the exposed pad of SOP-8 (Exposed Pad) package.

As shown in Figure 3, the amount of copper area to which the SOP-8 (Exposed Pad) is mounted affects thermal performance. When mounted to the standard SOP-8 (Exposed Pad) pad (Figure 3.a),  $\theta_{JA}$  is  $75^\circ\text{C}/\text{W}$ . Adding copper area of pad under the SOP-8 (Exposed Pad) (Figure 3.b) reduces the  $\theta_{JA}$  to  $64^\circ\text{C}/\text{W}$ . Even further, increasing the copper area of pad to  $70\text{mm}^2$  (Figure 3.e) reduces the  $\theta_{JA}$  to  $49^\circ\text{C}/\text{W}$ .




Figure 3 (a). Minimum Footprint,  $\theta_{JA} = 75^\circ\text{C}/\text{W}$




Figure 3 (b). Copper Area =  $10\text{mm}^2$ ,  $\theta_{JA} = 64^\circ\text{C}/\text{W}$




Figure 3 (c). Copper Area =  $30\text{mm}^2$ ,  $\theta_{JA} = 54^\circ\text{C}/\text{W}$




Figure 3 (d). Copper Area =  $50\text{mm}^2$ ,  $\theta_{JA} = 51^\circ\text{C}/\text{W}$




Figure 3 (e). Copper Area =  $70\text{mm}^2$ ,  $\theta_{JA} = 49^\circ\text{C}/\text{W}$

Figure 3. Thermal Resistance vs. Different Cooper Area Layout Design

The maximum power dissipation depends on operating ambient temperature for fixed  $T_{J(\text{MAX})}$  and thermal resistance  $\theta_{JA}$ . The Figure 4 of de-rating curves allows the designer to see the effect of rising ambient temperature on the maximum power allowed.






Figure 4. De-rating Curves

## Outline Dimension



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	4.801	5.004	0.189	0.197
B	3.810	4.000	0.150	0.157
C	1.346	1.753	0.053	0.069
D	0.330	0.510	0.013	0.020
F	1.194	1.346	0.047	0.053
H	0.170	0.254	0.007	0.010
I	0.000	0.152	0.000	0.006
J	5.791	6.200	0.228	0.244
M	0.406	1.270	0.016	0.050
Option 1	X	2.000	2.300	0.079
	Y	2.000	2.300	0.079
Option 2	X	2.100	2.500	0.083
	Y	3.000	3.500	0.118
Z				0.138

8-Lead SOP (Exposed Pad) Plastic Package

**DETAIL A**

Pin #1 ID and Tie Bar Mark Options

Note : The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	0.700	0.800	0.028	0.031
A1	0.000	0.050	0.000	0.002
A3	0.175	0.250	0.007	0.010
b	0.180	0.300	0.007	0.012
D	2.950	3.050	0.116	0.120
D2	2.300	2.650	0.091	0.104
E	2.950	3.050	0.116	0.120
E2	1.500	1.750	0.059	0.069
e	0.500		0.020	
L	0.350	0.450	0.014	0.018

**W-Type 10L DFN 3x3 Package****Richtek Technology Corporation**

5F, No. 20, Taiyuen Street, Chupei City  
 Hsinchu, Taiwan, R.O.C.  
 Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.