2. Features

2.1 Key features

- Extended features of the 51MX Core:
 - 23-bit program memory space and 23-bit data memory space
 - Linear program and data address range expanded to support up to 8 Mbytes each
 - Program counter expanded to 23 bits
 - Stack pointer extended to 16 bits enabling stack space beyond the 80C51 limitation
 - New 23-bit extended data pointer and two 24-bit universal pointers greatly improve C compiler code efficiency in using pointers to access variables in different spaces
- 100% binary compatibility with the classic 80C51 so that existing code is completely reusable
- Up to 24 MHz CPU clock with 6 clock cycles per machine cycle
- 96 kbytes of on-chip program Flash
- 2 kbytes of on-chip data RAM
- Programmable Counter Array (PCA)
- Two full-duplex enhanced UARTs
- Byte based Fast I²C serial interface (400 kbits/s)

2.2 Key benefits

- Increases program/data address range to 8 Mbytes each
- Enhances performance and efficiency for C programs
- Fully 80C51-compatible microcontroller
- Provides seamless and compelling upgrade path from classic 80C51
- Preserves 80C51 code base, investment/knowledge, and peripherals and ASICs
- Supported by wide range of 80C51 development systems and programming tools vendors
- The P89C669 makes it possible to develop applications at lower cost and with a reduced time-to-market

2.3 Complete features

- Fully static
- Up to 24 MHz CPU clock with 6 clock cycles per machine cycle
- 96 kbytes of on-chip Flash with In-System Programming (ISP) and In-Application Programming (IAP) capability
- 2 kbytes of on-chip RAM
- 23-bit program memory space and 23-bit data memory space
- Four-level interrupt priority
- 32 I/O lines (4 ports)
- Three Timers: Timer0, Timer1 and Timer2
- Two full-duplex enhanced UARTs with baud rate generator

9397 750 12299

Product data

80C51 8-bit microcontroller family with extended memory

- Byte based Fast I²C-bus serial interface (400 kbits/s)
- Framing error detection
- Automatic address recognition
- Power control modes
- Clock can be stopped and resumed
- Idle mode
- Power-down mode
- Second DPTR register
- Asynchronous port reset
- Programmable Counter Array (PCA) (compatible with 8xC51Rx+) with five Capture/Compare modules
- Low EMI (inhibit ALE)
- Watchdog timer with programmable prescaler for different time ranges (compatible with 8xC66x with added prescaler)

3. Ordering information

Table 1: Ordering information


Type number	Package		
	Name	Description	Version
P89C669FA	PLCC44	plastic leaded chip carrier; 44 leads	SOT187-2
P89C669BBD	LQFP44	plastic low profile quad flat package; 44 leads; body $10 \times 10 \times 1.4$ mm	SOT389-1

3.1 Ordering options

Table 2: **Ordering options Temperature range** V_{DD} voltage **Type number** Memory Frequency range OTP RAM P89C669FA 2048 B -40 °C to +85 °C 4.5 to 5.5 V 0 to 24 MHz 96 kB P89C669BBD 96 kB 2048 B 0 °C to +70 °C 4.5 to 5.5 V 0 to 24 MHz

80C51 8-bit microcontroller family with extended memory

4. Block diagram




9397 750 12299

Product data

80C51 8-bit microcontroller family with extended memory


5. Functional diagram



6. Pinning information


6.1 Pinning

6.1.1 Plastic leaded chip carrier



9397 750 12299

80C51 8-bit microcontroller family with extended memory



6.1.2 Plastic low profile quad flat package

9397 750 12299

6.2 Pin description

Table 3:	Pin descr	iption		
Symbol	Pin		Туре	Description
	PLCC	LQFP		
P0.0 - P0.7	43 - 36	30 - 37	I/O	Port 0: Port 0 is an open drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s.
P1.0 - P1.7	2 - 9	1 - 3, 40 - 44	I/O	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups on all pins. Port 1 pins that have 1s written to them are pulled HIGH by the internal pull-ups and can be used as inputs. As inputs, Port 1 pins that are externally pulled LOW will source current because of the internal pull-ups.
	2	40	I/O	• P1.0, T2
				 Timer/Counter 2 external count input/Clock out
	3	41	I	• P1.1, T2EX
				 Timer/Counter 2 Reload/Capture/Direction Control
	4	42	I	• P1.2, ECI
				 External Clock Input to the PCA
	5	43	I/O	• P1.3, CEX0
				 Capture/Compare External I/O for PCA module 0
	6	44	I/O	• P1.4, CEX1
				 Capture/Compare External I/O for PCA module 1 (with pull-up on pin)
	7	1	I/O	• P1.5, CEX2
				 Capture/Compare External I/O for PCA module 2 (with pull-up on pin)
	8	2	I/O	• P1.6, SCL
				 I²C serial clock (when I²C is used, this pin is open-drain and requires external pull-up due to I²C-bus specification)
	9	3	I/O	• P1.7, SDA
				 I²C serial data (when I²C is used, this pin is open-drain and requires external pull-up due to I²C-bus specification)
P2.0 - P2.7	24 - 31	18 - 25	I/O	Port 2: Port 2 is a 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled HIGH by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled LOW will source current because of the internal pull-ups. (See Section 9 "Static characteristics", I _{IL}). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @ DPTR) or 23-bit addresses (MOVX @EPTR, EMOV). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @ Ri), port 2 emits the contents of the P2 Special Function Register. Note that when 23-bit address is used, address bits A16-A22 will be outputted to P2.0-P2.6 when ALE is HIGH, and address bits A8-A14 are outputted to P2.0-P2.6 when ALE is LOW. Address bit A15 is outputted on P2.7 regardless of ALE.

P89C669

80C51 8-bit microcontroller family with extended memory

Symbol	Pin		Туре	Description
	PLCC	LQFP		
P3.0 - P3.7	11, 13 - 19	5, 7 - 13	I/O	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled HIGH by the internal pull-ups and can be used as inputs. As inputs, Port 3 pins that are externally pulled LOW will source current because of the internal pull-ups.
	11	5	I	 P3.0, RXD0 – Serial input port 0
	13	7	0	 • P3.1, TXD0 – Serial output port 0
	14	8	I	 P3.2, INTO – External interrupt 0
	15	9	I	• P3.3, INT1
	16	10	I	 External interrupt 1 P3.4, T0/CEX3
	17	11	I	 Timer0 external input/capture/compare external I/O for PCA module 3 P3.5, T1/CEX4
	18	12	0	 Timer1 external input/capture/compare external I/O for PCA module 3 P3.6, WR
	19	13	0	 External data memory write strobe P3.7, RD
	10			External data memory read strobe
RXD1	12	6	I	• RXD1
			0	– Serial input port 1 (with pull-up on pin)
TXD1	34	28	0	• TXD1
				- Serial output port 1 (with pull-up on pin)
RST	10	4	I	Reset: A HIGH on this pin for two machine cycles, while the oscillator is running resets the device. An internal diffused resistor to V _{SS} permits a power-on reset using only an external capacitor to V _{DD} .
ALE	33	27	0	Address Latch Enable: Output pulse for latching the LOW byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of $\frac{1}{6}$ the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. ALE can be disabled by setting SFR AUXR.0. With this bit is set, ALE will be active only during a MOVX instruction.
PSEN	32	26	0	Program Store Enable: The read strobe to external program memory. When executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory.
EA/V _{PP}	35	29	I	External Access Enable/Programming Supply Voltage: \overline{EA} must be externally held LOW to enable the device to fetch code from external program memory locations. If \overline{EA} is held HIGH, the device executes from internal program memory. The value on the \overline{EA} pin is latched when RST is released and any subsequent changes have no effect.
XTAL1	21	15	I	Crystal 1: Input to the inverting oscillator amplifier and input to the internal cloc generator circuits.
397 750 12299				© Koninklijke Philips Electronics N.V. 2003. All rights rese
Product data				Rev. 02 — 13 November 2003 9 of

80C51 8-bit microcontroller family with extended memory

Symbol	Pin		Туре	Description
	PLCC	LQFP	_	
XTAL2	20	14	0	Crystal 2: Output from the inverting oscillator amplifier.
V _{SS}	22	16	I	Ground: 0 V reference.
V _{DD}	44	38	I	Power Supply: This is the power supply voltage for normal operation as well as Idle and Power-down modes.
(NC/V _{SS})	1	39	I	No Connect/Ground: This pin is internally connected to V _{SS} on the P89C669. If connected externally, this pin must only be connected to the same V _{SS} as at pin 22. (Note: Connecting the second pair of V _{SS} and V _{DD} pins is not required. However, they may be connected in addition to the primary V _{SS} and V _{DD} pins to improve power distribution, reduce noise in output signals, and improve system-level EMI characteristics.)
(NC/V _{DD})	23	17	I	No Connect/Power Supply: This pin is internally connected to V_{DD} on the P89C669. If connected externally, this pin must only be connected to the same V_{DD} as at pin 44. (Note: Connecting the second pair of V_{SS} and V_{DD} pins is not required. However, they may be connected in addition to the primary V_{SS} and V_{DD} pins to improve power distribution, reduce noise in output signals, and improve system-level EMI characteristics.)

7. Functional description

7.1 Flash memory description

The P89C669 contains 96 kbytes of Flash program memory. It is organized as 12 separate blocks, each block containing 8 kbytes.

The P89C669 Flash memory augments EPROM functionality with in-circuit electrical erasure and programming. The Flash can be read and written as bytes. The Chip Erase operation will erase the entire program memory. The Block Erase function can erase any Flash byte block. In-system programming and standard parallel programming are both available. On-chip erase and write timing generation contribute to a user friendly programming interface. The P89C669 Flash reliably stores memory contents even after 10,000 erase and program cycles. The cell is designed to optimize the erase and programming mechanisms. In addition, the combination of advanced tunnel oxide processing and low internal electric fields for erase and programming operations produces reliable cycling. The P89C669 uses a +5 V V_{PP} supply to perform the Program/Erase algorithms.

- Flash internal program memory with Block Erase.
- Internal 4 kbytes Boot Flash, containing low-level in-system programming routines and a default UART loader. User program can call these routines to perform In-Application Programming (IAP). The BootFlash can be turned off to provide access to the full 8 Mbytes memory space.
- Boot vector allows user provided Flash loader code to reside anywhere in the Flash memory space. This configuration provides flexibility to the user.
- Default loader in BootFlash allows programming via the UART interface without the need for a user provided loader.
- Up to 8 Mbytes of external program memory if the internal program memory is disabled (EA = 0).
- +5 V programming and erase voltage.
- Read/Programming/Erase using ISP/IAP:
 - Byte Programming (20 µs).
 - Typical quick erase times (including preprogramming time):
 - Block Erase (8 kbytes) in 1 second.
 - Full Erase (96 kbytes) in 1 second.
- Parallel programming with 87C51-like hardware interface to programmer.
- Programmable security for the code in the Flash.
- 10,000 minimum erase/program cycles for each byte.
- 10 year minimum data retention.

7.2 Memory arrangement

P89C669 has 96 kbytes of Flash (MX universal map range: 80:0000-81:7FFF) and 2 kbytes of on-chip RAM:

Table 4:Memory arrangement

Data mer	nory	Size (Bytes) and MX universal memory map range
Туре	Description	P89C669
DATA	memory that can be addressed both directly and indirectly; can be used as stack	128 (7F:0000-7F:007F)
IDATA	superset of DATA; memory that can be addressed indirectly (where direct address for upper half is for SFR only); can be used as stack	256 (7F:0000-7F:00FF)
EDATA	superset of DATA/IDATA; memory that can be addressed indirectly using Universal Pointers (PR0,1); can be used as stack	1280 (7F:0000-7F:04FF)
XDATA	memory (on-chip 'External Data') that is accessed via the MOVX/EMOV instructions using DPTR/EPTR	768 (00:0000-00:02FF)

For more detailed information, please refer to the P89C669 User Manual.

7.3 Special function registers

Special Function Register (SFR) accesses are restricted in the following ways:

- User must not attempt to access any SFR locations not defined.
- Accesses to any defined SFR locations must be strictly for the functions for the SFRs.
- SFR bits labeled '-', '0', or '1' can **only** be written and read as follows:
 - '-' must be written with '0', but can return any value when read (even if it was written with '0'). It is a reserved bit and may be used in future derivatives.
 - '0' must be written with '0', and will return a '0' when read.
 - '1' must be written with '1', and will return a '1' when read.

	Description	SFR	Bit funct	Bit functions and addresses	esses						Reset
		addr.	MSB							LSB	value
		Bit address	E7	E6	E5	E4	ß	E2	Ū	EO	
ACC ^[1]	Accumulator	EOH									H00
AUXR ^[2]	Auxiliary Function Register	8EH		•		1			EXTRAM	AO	00H <mark>[6]</mark>
AUXR1 ^[2]	Auxiliary Function Register 1	A2H		•	ENBOOT		GF2	0		DPS	00H <mark>[6]</mark>
	Ξ	Bit address	F7	F6	F5	F4	E	F2	Σ	50	
B[1]	B Register	FOH									H00
BRGCON ^[2]	Baud Rate Generator Control	85H <mark>[3]</mark>		•		1			SOBRGS	BRGEN	00H <mark>[9]</mark>
BRGR0 ^{[2][5]}	Baud Rate Generator Rate LOW	V 86H <mark>[3</mark>]									H00
BRGR1 ^{[2][5]}	Baud Rate Generator Rate HIGH	H 87H <mark>[3]</mark>									00H <mark>[6]</mark>
CCAP0H ^[2]	Module 0 Capture HIGH	FAH									НXX
CCAP1H ^[2]	Module 1 Capture HIGH	FBH									НXX
CCAP2H ^[2]	Module 2 Capture HIGH	FCH									НXX
CCAP3H ^[2]	Module 3 Capture HIGH	FDH									НXX
CCAP4H ^[2]	Module 4 Capture HIGH	FEH									НXX
CCAP0L ^[2]	Module 0 Capture LOW	EAH									НXX
CCAP1L ^[2]	Module 1 Capture LOW	EBH									НХХ
CCAP2L ^[2]	Module 2 Capture LOW	ECH									НХХ
CCAP3L ^[2]	Module 3 Capture LOW	EDH									ΗХХ
CCAP4L ^[2]	Module 4 Capture LOW	EEH									НXX
CCAPM0 ^[2]	Module 0 Mode	DAH		ECOM_0	CAPP_0	CAPN_0	MAT_0	TOG_0	PWM_0	ECCF_0	00H <mark>[6]</mark>
CCAPM1 ^[2]	Module 1 Mode	DBH		ECOM_1	CAPP_1	CAPN_1	MAT_1	TOG_1	PWM_1	ECCF_1	00H <mark>[9]</mark>
CCAPM2 ^[2]	Module 2 Mode	DCH		ECOM_2	CAPP_2	CAPN_2	MAT_2	TOG_2	PWM_2	ECCF_2	00H[6]
CCAPM3 ^[2]	Module 3 Mode	HDD		ECOM_3	CAPP_3	CAPN_3	MAT_3	TOG_3	PWM_3	ECCF_3	00H[6]
CCAPM4 ^[2]	Module 4 Mode	DEH	1	ECOM_4	CAPP_4	CAPN_4	$MAT_{-}4$	TOG_4	PWM_4	ECCF_4	00H <mark>[6]</mark>
	Δ	Bit address	DF	DE	DD	DC	DB	DA	6 0	D8	
CCON [1] [2]	PCA Counter Control	D8H	СF	CR	I	CCF4	CCF3	CCF2	CCF1	CCF0	00H[<mark>6]</mark>
CH ^[2]	PCA Counter HIGH	F9H									H00
CL ^[2]	PCA Counter LOW	E9H									H00
CMOD ^[2]	PCA Counter Mode	D9H	CIDL	WDTE	ı	1	ı	CPS1	CPS0	ECF	00H <mark>[6]</mark>
DPTR	Data Pointer (2 bytes)										H00

80C51 8-bit microcontroller family with extended memory

P89C669

Product data

Name 750 1	Description	SFR	Bit functi	Bit functions and addresses	lresses						Reset
2299		addr.	MSB							LSB	value
DPH	Data Pointer HIGH	83H									H00
DPL	Data Pointer LOW	82H									H00
EPL [2]	Extended Data Pointer LOW	FCH ^[3]									H00
EPM [2]	Extended Data Pointer Middle	FDH[3]									H00
EPH ^[2]	Extended Data Pointer HIGH	FEH <mark>[3]</mark>									H00
I2ADR	I ² C Slave Address Register	94H	addr.6	addr.5	addr.4	addr.3	addr.2	addr.1	addr.0	S	H00
I2CON	I ² C Control Register	91H	1	I2EN	STA	STO	S	AA		CRSEL	H00
I2DAT	I ² C Data Register	93H									
12CLH	I ² C Clock Generator HIGH Register	H96									H00
I2CLL	I ² C Clock Generator LOW Register	95H									H00
I2STA	I ² C Status Register	92H	code.4	code.3	code.2	code.1	code.0	0	0	0	F8H
		Bit address	AF	AE	AD	AC	AB	AA	A9	A8	
IEN0 ^[1]	Interrupt Enable 0	A8H	EA	ШC	ET2	ES0/	ET1	EX1	ET0	EX0	H00
						ESOR					
		Bit address	Ш	ᇤ	ED	С	B	EA	E9	8	
IEN1 ^[1]	Interrupt Enable 1	E8H	I	I	ı	EI2C	I	ES1T	ESOT	ES1/	00H <mark>[6]</mark>
										ES1R	
		Bit address	ВF	BE	BD	BC	BB	BA	B 9	B8	
IP0[1]	Interrupt Priority	B8H	ı	РРС	PT2	PS0/	PT1	PX1	РТО	PX0	H00
©						PSOR					
HOdI	Interrupt Priority 0 HIGH	B7H	I	РРСН	PT2H	PS0H/	PT1H	PX1H	PTOH	HOXA	H00
lijke Pt						PSORH					
nilips E		Bit address	Ц	벁	Ð	ñ	B	FA	F9	82	
	Interrupt Priority 1	F8H	I	·	·	P12C	ı	PS1T	PSOT	PS1/	00H <mark>[6]</mark>
ics N.V										PS1R	
HL 2003.	Interrupt Priority 1 HIGH	F7H	1	·	ı	PI2CH		PS1TH	PSOTH	PS1H/	00H <mark>[6]</mark>
All rigi										PS1RH	
WXCON [5] hts res	MX Control Register	FFH <mark>[3]</mark>		ı	·		·	EAM	ESMM	EIFM	[9]H00

Product data

14 of 33

Philips Semiconductors

80C51 8-bit microcontroller family with extended memory

P89C669

Rev. 02 — 13 November 2003

Name	Description	SFR	Bit functions and addresses	is and addr	esses						Reset
		addr.	MSB							LSB	value
	ā	Bit address	87	86	85	84	83	82	81	80	
P0 ^[1]	Port 0	80H	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	НIJ
	ā	Bit address	97	96	95	94	93	92	91	06	
P1 ^[1]	Port 1	H06	CEX4	CEX3	CEX2/	CEX1/	CEX0	ECI	<u>T2</u> EX	<u>T2</u>	НIJ
					SPICLK	NOSI					
	ā	Bit address	A7	A6	A5	A4	A3	A2	A1	A0	
P2 ^[1]	Port 2	AOH	AD15	AD14/	ADA13/	AD12/	AD11/	AD10/	AD9/	AD8/	НIJ
				AD22	AD21	AD20	AD19	AD18	AD17	AD16	
	ā	Bit address	B7	B6	B5	B4	B3	B 2	B	BO	
P3 ^[1]	Port 3	BOH	RD	WR	Т1	ТO	INT1	<u>INT0</u>	TxD0	RxD0	HIJ
PCON ^[2]	Power Control Register	87H	SMOD1	SMOD0	I	POF	GF1	GFO	PD	IDL	/H00
											10H ^[4]
	ā	Bit address	D7	D6	D5	D4	D3	D2	Б	8	
PSW ^[1]	Program Status Word	HOH	сү	AC	FO	RS1	RSO	S	F1	Ф.	H00
RCAP2H ^[2]	Timer2 Capture HIGH	CBH									H00
RCAP2L ^[2]	Timer2 Capture LOW	CAH									H00
	ā	Bit address	9F	9E	9D	0 C	9B	9A	66	86	
SOCON ^[1]	Serial Port 0 Control	98H	SM0_0/ FE_0	SM1_0	SM2_0	REN_0	TB8_0	RB8_0		RI_0	H00
SOBUF	Serial Port 0 Data Buffer Register	H66									Hxx
SOADDR	Serial Port 0 Address Register	H9H									H00
SOADEN	Serial Port 0 Address Enable	B9H									H00
S0STAT ^[2]	Serial Port 0 Status	8CH[3]	DBMOD_0 INTLO_0	INTLO_0	CIDIS_0	DBISEL_ 0	FE_0	BR_0	OE_0	STINT_0	00H <mark>[6]</mark>
	B	Bit address	<mark>87</mark> [3]	<mark>86</mark> [3]	<mark>85</mark> [3]	<mark>84</mark> [3]	<mark>83</mark> [3]	<mark>82</mark> [3]	<mark>81</mark> [3]	80 ^[3]	
S1CON [1] [2]	Serial Port 1 Control	80H[3]	SM0_1/ FE_1	SM1_1	SM2_1	REN_1	TB8_1	RB8_1	Т <u>_</u> 1	RI_1	H00
S1BUF ^[2]	Serial Port 1 Data buffer Register	er 81H <mark>[3]</mark>									HXX
S1ADDR ^[2]	Serial Port 1 Address Register	82H <mark>[3]</mark>									H00

80C51 8-bit microcontroller family with extended memory

P89C669

Product data

S1ADEN [2] Serial Port 1 Address Enable S1STAT [2] Serial Port 1 Status S1STAT [2] Serial Port 1 Status S1STAT [2] Stack Pointer (Stack Pointer LOW Byte) SPE [2] Stack Pointer (Stack Pointer Bit SPE [2] Stack Pointer HIGH DIT Imer Control Register TCON [1] Timer Control Register T2MOD [2] Timer 2 Mode Control TH0 Timer 1 HIGH TH1 Timer 2 HIGH TH2 Timer 2 HIGH TH0 Timer 1 HIGH TH1 Timer 1 HIGH TH2 Timer 2 HIGH TH0 Timer 1 HIGH TH2 Timer 2 HIGH TH2 Timer 2 HIGH TH2 Timer 2 LOW TL0 Timer 1 LOW TL1 Timer 1 LOW TL2 TIMER 1 MODE TL2 TIMER 1 MODE TL3 Timer 2 LOW TL4 Timer 1 LOW TL4 Timer 2 LOW TL4 Timer 2 LOW TL4 Timer 2 LOW TL4 <t< th=""><th>addr. MSB Isset MSB MS</th><th>750 1</th><th>Description</th><th>SFR</th><th>Bit function</th><th>Bit functions and addresses</th><th>resses</th><th></th><th></th><th></th><th></th><th></th><th>Reset</th></t<>	addr. MSB Isset MSB MS	750 1	Description	SFR	Bit function	Bit functions and addresses	resses						Reset
StadENI ^{di} Serial port 1 dadress Enable SHI ^{di} Enditional transmissional transmissintransmitter transmissional transmiter transmissiona tran	Sith Bit Serial Part 1 Address Enable B3H ³ Bit Cold FINT_1 Sith Part 1 Status 84H ³ BeMOD_1 NTLO_1 CINS_1 BIt CI Sith Sith Part 1 Status 84H ³ BeMOD_1 NTLO_1 CINS_1 BIt CI Sith Sith </th <th>2299</th> <th></th> <th>addr.</th> <th>MSB</th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th>LSB</th> <th>value</th>	2299		addr.	MSB							LSB	value
S1STATIGSenai Port 1Status84H3DBMOD-1INTLO_1CIDIS_1DBISEL1FE_1BLOE_1STUNTSPEStack Pointer (Stack Pointer81HFFF<	S1STATIGSerial Port 1Status $84H^{3}$ $BMOD-1$ INTLQ-1 $CIDIS-1$ $DBISEL1$ FE_1 CE_1 CE_1 $STINT-1$ SPE (2)Stack Pointer (Stack Pointer81H FF FE E <th>S1ADEN^[2]</th> <th></th> <th>83H[<mark>3</mark>]</th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th>H00</th>	S1ADEN ^[2]		83H[<mark>3</mark>]									H00
SPStack Pointer (Stack Pointer (LOW Byte)81HSPE ILOW Byte)ENH IS81HSPE IStack Pointer HIGHENH ISESPE IStack Pointer HIGHENH ISESPE IStack Pointer HIGHENH ISESPE IStack Pointer HIGHENH ISETCONIVITimer Control RegisterENEETCONIVITimer Control RegisterENEEETCONIVITimer Control RegisterCHTFTFTRETCONIVITimer O HIGHEECCCCCTIME O HIGHEFECCCCCCTIME O HIGHEFCCCCCCCTIME O HIGHEFCCCCCCCTIME O HIGHECCCCCCCCTIME O HIGHECCCCCCCCTIME O HIGHECCCCCCCCCTIME O HIGHECCCCCCCCCCTIME O HIGHETCCCCCCCCCCTIME O HIGHETCCCCCCCCCCC	SP Stack Pointer (Stack Pointer LOW Byte) B11 R	S1STAT [2]	Serial Port 1 Status	84H ^[3]	DBMOD_1	INTLO_1	CIDIS_1	DBISEL1	FE_1	BR_1	OE_1	STINT_1	00H <mark>[6]</mark>
Spe 24Stack Pointer HIGHFBH/30ii<	SPE [2] Stack Pointer HIGH FBH ³¹ itemation	SP	Stack Pointer (Stack Pointer LOW Byte)	81H									07H
It address It addres It addres It addres	It and the control RegisterBit addressBit address </td <td>SPE [2]</td> <td>Stack Pointer HIGH</td> <td>FBH^[3]</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>H00</td>	SPE [2]	Stack Pointer HIGH	FBH ^[3]									H00
$ \ \ \ \ \ \ \ \ \ \ \ \ \ $	TCON[1] Timer Control Register 88H Tr Tr Tr Tr Tr Te Tr Te Tr Te Tr Te <			sit address	8F	8E	8D	8C	8B	8A	89	88	
CF CE CE CB CA C9 C4 C9 C8 T2CON III2 Timer Control Register C8H Tr2 EXF2 EXF2 EXF2 TCK TR2 C7T2	CFCECDCCCBCAC9C8T2CON ¹¹¹² Timer2 Control RegisterC8HTF2EXF2RCLKTCLKEXEN2TR2CT2CT2MOD ¹²¹ Timer2 Mode ControlC9H11206CCTH0Timer 1 HIGH8CH8CH+1206CCTH1Timer 1 HIGH8DH+1206CCTH2Timer 2 HIGH8DH++++1206CCTH2Timer 2 HIGH8DH+++++++++T10Timer 0 LOW8DH+++ <t< td=""><td>TCON^[1]</td><td>Timer Control Register</td><td>88H</td><td>TF1</td><td>TR1</td><td>TF0</td><td>TRO</td><td>E1</td><td>IT1</td><td>IE0</td><td>IT0</td><td>H00</td></t<>	TCON ^[1]	Timer Control Register	88H	TF1	TR1	TF0	TRO	E1	IT1	IE0	IT0	H00
T2CON(III2) Timer 2 Control Register C8H Fr2 EXF2 RCLK TCLK EXE02 TR2 C/T2	T2CON (11/2) Timer 2 Control Register C8H Fr2 EXF2 RCLK TR2 C/T2 C/T2 C/T2 C/T2 T100 Timer 0 HIGH 8CH - - - - - T2OE DCEN TH0 Timer 0 HIGH 8CH > - - - T2OE DCEN TH0 Timer 0 HIGH 8CH > - - - - T2OE DCEN TH2 Timer 1 HIGH 8DH - - - - T2OE DCEN TL0 Timer 1 LOW 8HA -				CF	CE	СD	с С	CB	CA	60	80	
TMOD ²¹ Timer2 Mode Control C9H C9H C TOD T2OE DCEN THO Timer 0 HIGH 8CH R C T C TOD T0D C C C C C DCEN DCEN TH1 Timer 0 HIGH 8CH R R C C R	T2MODI2 Timer 2 Mode Control C9H - - - T2OE DCEN TH0 Timer 0 HIGH 8CH 8CH 9 - - - 12OE DCEN TH1 Timer 0 HIGH 8CH 8CH 9 - - - 12OE T2OE DCEN TH2 Timer 0 HIGH 8DH 8CH 8CH 9 - - - - 12OE 10	T2CON ^{[1][2}			TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/ <u>T2</u>	CP/RL2	H00
THO Timer 0 HIGH 8CH TH1 Timer 1 HIGH 8DH TH2 Timer 2 HIGH 8DH TL0 Timer 2 HIGH 8DH TL1 Timer 1 LOW 8DH TL2 Timer 2 LOW 6DH TL2 Timer 2 LOW 6DH TL2 Timer 2 LOW 6DH MOD Timer 2 LOW 6DH VMOD Timer 2 LOW 6DH VMOD Watchdog Timer Reset AGH VMOD S Watchdog Timer Reset AGH VMOD S Watchdog Timer Reset AGH VMOD S Watchdog Timer Control BHSI VMOD S State modified from or added to the 80CH State modified from or added to the 80CH State modified from or added to the 80CH	H0 Timer 0 HIGH 8CH 1H1 Timer 1 HIGH 8DH 1H2 Timer 2 HIGH 8DH 1L0 Timer 2 HIGH 8DH 1L1 Timer 1 LOW 8DH 1L2 Timer 2 LOW 8DH 1L3 Timer 0 LOW 8DH 1L4 Timer 0 and 1 Mode 8DH 1L2 Matchdog Timer Reset ADH MODONIZI Matchdog Timer Reset ADH MODONIZI Matchdog Timer Control BHI3 MODONIZI Matchdog Timer Control BH MODONIZI Standed STR accessed by preceding the instruction with K escape (opcode A5h). 1 Freare bit and BCR on set and the instru	T2MOD ^[2]	Timer2 Mode Control	C9H			ı		I		T20E	DCEN	00H <mark>[6]</mark>
H1 Timer 1 HIGH BDH H2 Timer 2 HIGH CDH TL0 Timer 2 HIGH CDH TL1 Timer 0 LOW 8AH TL1 Timer 1 LOW 8AH TL2 Timer 2 LOW 6AT TL3 Timer 2 LOW 6AT TL4 Timer 2 LOW 6AT MOD Timer 0 and 1 Mode 89H MOT Timer 0 and 1 Mode 89H MOD Timer 0 and 1 Mode 89H MOTRSTR1 Matchdog Timer Reset MH MOTRSTR2 Watchdog Timer Reset MH MOD Timer 0 and 1 Mode 87H/3 MOTRSTR2 Watchdog Timer Reset MH MOTRSTR3 Watchdog Timer Reset MH MOD STR1 Matchdog Timer Reset MH MOT STR2 Watchdog Timer Reset MH MO MOD STR1 Watchdog Timer Reset MH MO MOD STR1 Watchdog Timer Reset MH MO MOD STR1 Ma	IHI Timer 1 HIGH BDH TH2 Timer 2 HIGH CDH TL0 Timer 2 HIGH CDH TL1 Timer 0 LOW BH TL2 Timer 2 LOW CH TL3 Timer 2 LOW CH TL3 Timer 2 LOW CH TL3 Timer 0 and 1 Mode BH TMOD Timer 0 and 1 Mode BH MDTRST 2 Watchdog Timer Reset A6H WDTRST 2 Watchdog Timer Reset A6H WDTRST 3 Watchdog Timer Control BH/3 L - - - MDCON 1 State and reseable. - - State and reseable. - - - MOPRE2 State and StRs accessed by preceding the instruction with M secape (opcode A5h). - - - MOPRE2 MOPRE2 State and StRs accessed by preceding the instruction with M secape (opcode A5h). - - - MOPRE2 MOPRE3 State and StRs accessed by preceding the instruction with M secape (opcode A5h). - - - MOPRE3 MOPRE3	THO	Timer 0 HIGH	8CH									H00
TH2 Timer 2 HIGH CDH TL0 Timer 2 HIGH BAH TL1 Timer 0 LOW BAH TL2 Timer 1 LOW BBH TL2 Timer 2 LOW CH TL2 Timer 2 LOW CH TL2 Timer 0 and 1 Mode B9H MOD Timer 0 CH M1 MOD Timer 0 CH M1 MOD Timer 0 and 1 Mode B9H MOD Timer 0 and 1 Mode B9H MOD Timer 0 and 1 Mode B9H MOD M1 M0 M2 MOD M1 M0 GATE M1 MOD M1 M0 GATE M1 M0 MOD M2 M2 M2 M1 M1 M1 MOD M2 M2 M2 M2 M2 M2 M2 MOD M2 M2 M2 M2 M1 M0 M2 M2 M2 M2 M2 M2 M2 M2 M2 M2 M2	TH2 Timer 2 HIGH CDH TL0 Timer 0 LOW 8AH TL1 Timer 1 LOW 8AH TL2 Timer 1 LOW 8AH TL2 Timer 2 HIGH 6ATE TL3 Timer 2 LOW 6AT TL4 Timer 2 LOW 6AT TL2 Timer 2 LOW 6AT TMOD Timer 0 and 1 Mode 89H MD Mothodo Timer Reset A6H MD State Reset A6H MD State Reset A6H MD State Reset A7H M	TH1	Timer 1 HIGH	8DH									H00
TL0 Timer 0 LOW 8 AH A TL1 Timer 0 LOW 8 BH M	TL0 Timer 0 L0W 8AH TL1 Timer 1 L0W 8BH TL2 Timer 2 L0W CCH TL2 Timer 0 and 1 Mode 89H MDD Timer 0 and 1 Mode 89H MDDRSTI2 Watchdog Timer Reset A6H MDCONI2 Watchdog Timer Reset A6H MDCONI2 Watchdog Timer Control 87H3 SER Etem odfined from or added to the 80C51 SFRs. - SER SFR accessed by preceding the instruction with MX escape (opcode A5h). SER And BRGR0 must only be written if BRGEN in SRCCN SFR is '0'. If any of them is written if BRGEN = 1, result is unpredictable. BRGR1 and BRGR0 must only be written if BRGEN in BRGCN SFR is '0'. If any of them is written to these bits, as they may be used for other purposes in the asset is unbredictable.	TH2	Timer 2 HIGH	CDH									H00
TL1 Timer 1 LOW BBH Model TL2 Timer 2 LOW CCH Anter 2 LOW CCH Model	TL1 Timer 1 LOW BH TL2 Timer 2 LOW CCH BH TMOD Timer 2 LOW CCH M1 M0 TMOD Timer 0 and 1 Mode B9H GATE C/T M1 M0 VDTRST 2 Watchdog Timer Reset A6H E - - - M1 M0 VDTRST 2 Watchdog Timer Control BFH3 - - - WDPRE2 WDPRE2 WDPRE2 WDPRE2 WDPRE2 WDPRE2 WDPRE0 1 M0 E E E E - - - - - M0 M2 M0 M	TL0	Timer 0 LOW	8AH									H00
TL2 Timer 2 LOW CCH M1 M0 GATE C/T M1 M0 TMOD Timer 0 and 1 Mode 89H GATE C/T M1 M0 M0 <t< td=""><td>TL2 Timer 2 LOW CCH M1 M0 GATE C/T M1 M0 TMOD Timer 0 and 1 Mode 89H GATE C/T M1 M0 M1 M0 WDTRST^[2] Watchdog Timer Reset A6H E - - - M1 M0 WDTRST^[2] Watchdog Timer Reset A6H E - - - WDFRE2 WDFRE2 WDFRE2 WDFRE2 WDFRE2 WDFRE2 WDFRE0 M0 M0</td><td>TL1</td><td>Timer 1 LOW</td><td>8BH</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>H00</td></t<>	TL2 Timer 2 LOW CCH M1 M0 GATE C/T M1 M0 TMOD Timer 0 and 1 Mode 89H GATE C/T M1 M0 M1 M0 WDTRST ^[2] Watchdog Timer Reset A6H E - - - M1 M0 WDTRST ^[2] Watchdog Timer Reset A6H E - - - WDFRE2 WDFRE2 WDFRE2 WDFRE2 WDFRE2 WDFRE2 WDFRE0 M0	TL1	Timer 1 LOW	8BH									H00
TMOD Timer 0 and 1 Mode B9H GATE C/T M1 M0 GATE C/T M1 M0 VDTRST 2 Watchdog Timer Reset A6H M0 M0 M1 M0 M0 </td <td>TMOD Timer 0 and 1 Mode B9H GATE C/T M1 M0 GATE C/T M1 M0 WDTRST I2 Watchdog Timer Reset A6H A6</td> <td>TL2</td> <td>Timer 2 LOW</td> <td>ССН</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>H00</td>	TMOD Timer 0 and 1 Mode B9H GATE C/T M1 M0 GATE C/T M1 M0 WDTRST I2 Watchdog Timer Reset A6H A6	TL2	Timer 2 LOW	ССН									H00
WDTRST ^[2] Watchdog Timer Reset A6H WDCON ^[2] Watchdog Timer Control 8FH ^[3] - - - WDPRE2 WDPRE2 WDPRE2 WDPRE2 [1] SFRs are bit addressable. - - - - WDPRE2 MDPRE2 WDPRE2 WDPRE2 MDPRE2 WDPRE2 WDPRE2 MDPRE2	WDTRST 2 Watchdog Timer Reset A6H WDCON 2 Watchdog Timer Control 8FH[3] - - - WDPRE2 WDPRE3 WDPRE2 WDPRE1 WDPRE3 [1] SFRs are bit addressable. - - - - WDPRE3 WDPRE3 WDPRE3 WDPRE3 WDPRE3 WDPRE3 WDPRE3 MDPRE3 MDPR3 MDPRE3 MDPR3 <td>TMOD</td> <td>Timer 0 and 1 Mode</td> <td>89H</td> <td>GATE</td> <td>СЛ</td> <td>M1</td> <td>MO</td> <td>GATE</td> <td>C/T</td> <td>M1</td> <td>MO</td> <td>H00</td>	TMOD	Timer 0 and 1 Mode	89H	GATE	СЛ	M1	MO	GATE	C/T	M1	MO	H00
WDCON[2] Watchdog Timer Control 8FH[3] - - - WDPRE2 WDPRE2 WDPRE3 WDPRE3 [1] SFRs are bit addressable. - - - - WDPRE3 WDPR3 WDPR23 WDPR3 WDPR23 WDPR33 <	WDCON[2] Watchdog Timer Control 8FH[3] - - - - WDPRE2 WDPRE3 MDPRE3 MDPR2 MDPRE3 MDPRE3	WDTRST [2		A6H									НIJ
 SFRs are bit addressable. SFRs are modified from or added to the 80C51 SFR SFRs are modified from or added to the instructi Extended SFRs accessed by preceding the instructi Power-on reset is 10H. Other reset is 00H. BRGR1 and BRGR0 must only be written if BRGEN 	[]]] []] []] []] []] []] []] []] []] []	WDCON ^[2]		8FH <mark>[3]</mark>	ī	I	I	1	ı	WDPRE2			00H <mark>[6]</mark>
 [2] SFKs are modified from or added to the 80C51 SFK [3] Extended SFRs accessed by preceding the instructi [4] Power-on reset is 10H. Other reset is 00H. [5] BRGR1 and BRGR0 must only be written if BRGEN 	2 E F E		re bit addressable.										
 [4] Power-on reset is 10H. Other reset is 00H. [5] BRGR1 and BRGR0 must only be written if BRGEN 	2 E E	<u></u> 2	re moained from or added to the 80051 d SFRs accessed by preceding the inst	SFKS. truction with N	1X escape (or	ocode A5h).							
[5] BRGR1 and BRGR0 must only be written if BRGEN	[5] [6]	4	in reset is 10H. Other reset is 00H.										
	[6]	[2]	and BRGR0 must only be written if BR	GEN in BRGC	0, SFR is (0)'. If any of the	em is written	if BRGEN = '	1, result is u	npredictable.			

The unimplemented bits (labeled '-') in the SFRs are X's (unknown) at all times. '1's should NOT be written to these bits, as they may be used for other purposes in future derivatives. The reset values shown for these bits are '0's although they are unknown when read.

80C51 8-bit microcontroller family with extended memory

Downloaded from Arrow.com.

Product data

oninklijke Philips Electronics N.V. 2003. All rights reserved.

16 of 33

P89C669

7.4 Security bits

The P89C669 has security bits to protect users' firmware codes. With none of the security bits programmed, the code in the program memory can be verified. When only security bit 1 (see Table 6) is programmed, MOVC instructions executed from external program memory are disabled from fetching code bytes from the internal memory. EA is latched on Reset and all further programming of EPROM is disabled. When security bits 1 and 2 are programmed, in addition to the above, verify mode is disabled. When all three security bits are programmed, all of the conditions above apply and all external program memory execution is disabled.

Table 6:	EPRON	I security	bits	
Security	Bits ^{[1][2]}			
	Bit 1	Bit 2	Bit 3	Protection description
1	U	U	U	No program security features enabled. Flash is programmable and verifiable.
2	Ρ	U	U	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, EA is sampled and latched on Reset, and further programming of the EPROM is disabled.
3	Р	Р	U	Same as 2, also verification is disabled.
4	Р	Р	Р	Same as 3, external execution is disabled.

[1] P - programmed. U - unprogrammed.

[2] Any other combination of security bits is not defined.

Limiting values 8.

Table 7: **Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
T _{amb}	operating temperature	under bias	0	+70	°C
			-40	+85	°C
T _{stg}	storage temperature range		-65	+150	°C
VI	input voltage on $\overline{\text{EA}}/\text{V}_{\text{PP}}$ pin to V_{SS}		0	+13	V
	input voltage on any other pin to V_{SS}		-0.5	V _{DD} + 0.5	V
I _I , I _O	maximum I _{OL} per I/O pin		-	20	mA
Ρ	power dissipation	based on package heat transfer, not device power consumption	-	1.5	W

[1] The following applies to the Limiting values:

a) Stresses above those listed under Limiting values may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in Section 9 "Static characteristics" and Section 10 "Dynamic characteristics" of this specification is not implied.

b) This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.

c) Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.

9397 750 12299

9. Static characteristics

Table 8: DC electrical characteristics

 $T_{amb} = 0 \circ C$ to +70 $\circ C$ for commercial, unless otherwise specified; $V_{DD} = 4.5 V$ to 5.5 V unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ ^[1]	Мах	Unit
V _{IL}	LOW-level input voltage			-0.5	-	0.2V _{DD} - 0.1	V
V _{IH}	HIGH-level input voltage (ports 0, 1, 2, 3, 4, \overline{EA})			0.2V _{DD} + 0.9	-	V _{DD} + 0.5	V
V _{IH1}	HIGH-level input voltage, XTAL1, RST			0.7V _{DD}	-	V _{DD} + 0.5	V
V _{OL}	LOW-level output voltage, ports 1, 2, 3, 4 ^[8]	V_{DD} = 4.5 V; I _{OL} = 1.6 mA		-	-	0.4	V
V _{OL1}	LOW-level output voltage, port 0, ALE, PSEN ^{[7][8]}	V_{DD} = 4.5 V; I _{OL} = 3.2 mA		-	-	0.4	V
V _{OH}	HIGH-level output voltage, ports 1, 2, 3, 4	$V_{DD} = 4.5 \text{ V}; I_{OH} = -30 \text{ A}$		V _{DD} - 0.7	-	-	V
V _{OH1}	HIGH-level output voltage (port 0 in external bus mode), ALE ^[9] , PSEN ^[3]	V _{DD} = 4.5 V; I _{OH} = -3.2 mA		$V_{DD}-0.7$	-	-	V
IIL	Logical 0 input current, ports 1, 2, 3, 4	$V_{IN} = 0.4 V$		-1	-	-75	μA
I _{TL}	Logical 1-to-0 transition current, ports 1, 2, 3, 4 ^[8]	4.5 V < V _{DD} < 5.5 V; V _{IN} = 2.0 V	[4]	-	-	-650	μA
I _{L1}	Input leakage current, port 0	$0.45 < V_{IN} < V_{DD} - 0.3$		-	-	±10	μA
I _{CC}	Power supply current		[5]	-	-	-	
	Active mode ^[5]	V _{DD} = 5.5 V		-	-	$7 + 2.7 \times f_{osc}[MHz]$	mA
	Idle mode ^[5]			-	-	$4 + 1.3 \times f_{osc}[MHz]$	mA
	Power-down mode or clock stopped (see Figure 13 for conditions)			-	20	100	μA
R _{RST}	Internal reset pull-down resistor			40	-	225	kΩ
C ₁₀	Pin capacitance ^[10] (except EA)			-	-	15	pF

[1] Typical ratings are not guaranteed. The values listed are at room temperature (+25 °C), 5 V, unless otherwise stated.

[2] Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the V_{OL} of ALE and ports 1, 3 and 4. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading >100 pF), the noise pulse on the ALE pin may exceed 0.8 V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. I_{OL} can exceed these conditions provided that no single output sinks more than 5 mA and no more than two outputs exceed the test conditions.

[3] Capacitive loading on ports 0 and 2 may cause the V_{OH} on ALE and \overrightarrow{PSEN} to momentarily fall below the $V_{DD} - 0.7$ V specification when the address bits are stabilizing.

[4] Pins of ports 1, 2, 3 and 4 source a transition current when they are being externally driven from '1' to '0'. The transition current reaches its maximum value when V_{IN} is approximately 2 V for 4.5 V < V_{DD} < 5.5 V.

- [5] See Figure 10 through Figure 13 for I_{CC} test conditions. f_{osc} is the oscillator frequency in MHz.
- [6] This value applies to $T_{amb} = 0 \circ C$ to +70 $\circ C$.
- [7] Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all other outputs = 80 pF.
- [8] Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows:
 - a) Maximum I_{OL} per port pin: 15 mA
 - b) Maximum I_{OL} per 8-bit port: 26 mA

80C51 8-bit microcontroller family with extended memory

- c) Maximum total I_{OL} for all outputs: 71 mA
- If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.
- [9] ALE is tested to V_{OH1} , except when ALE is off then V_{OH} is the voltage specification.
- [10] Pin capacitance is characterized but not tested.

10. Dynamic characteristics

Table 9: AC electrical characteristics

 $T_{amb} = 0 \degree C$ to +70 $\degree C$ for commercial unless otherwise specified. Formulae including t_{CLCL} assume oscillator signal with 50/50 duty cycle.^{[1][2][3]}

Symbol	Figure	Parameter	4.5 V < V _{DD} < 5.5 V				Unit
			Variable clock ^[4]		f _{OSC} = 24 MHz ^[4]		
			Min	Max	Min	Max	
osc	5	Oscillator frequency	0	24		-	MH:
CLCL	5	Clock cycle	-	-	41.5	-	ns
t _{LHLL}	5	ALE pulse width	t _{CLCL} – 15	-	26	-	ns
t _{AVLL}	5, 6, 7	Address valid to ALE LOW	0.5t _{CLCL} – 15	-	5	-	ns
t _{LLAX}	5, 6, 7	Address hold after ALE LOW	0.5t _{CLCL} – 15	-	5	-	ns
t _{LLIV}	5	ALE LOW to valid instruction in	-	$2t_{CLCL}-30$		53	ns
t _{LLPL}	5	ALE LOW to PSEN LOW	0.5t _{CLCL} – 12	-	8	-	ns
t _{PLPH}	5	PSEN pulse width	1.5t _{CLCL} – 20	-	42	-	ns
t _{PLIV}	5	PSEN LOW to valid instruction in	-	1.5t _{CLCL} – 35		27	ns
t _{PXIX}	5	Input instruction hold after PSEN	0	-	0	-	ns
t _{PXIZ}	5	Input instruction float after PSEN	-	$0.5t_{CLCL} - 5$	-	15	ns
t _{AVIV}	5	Address to valid instruction in (non-Extended Addressing Mode)	-	2.5t _{CLCL} – 30	-	74	ns
LAVIV1	5	Address (A16-A22) to valid instruction in (Extended Addressing Mode)	-	1.5t _{CLCL} – 34	-	28	ns
t _{PLAZ}	5	PSEN LOW to address float	-	8	-	8	ns
Data Me	mory						
RLRH	6	RD pulse width	$3t_{CLCL} - 20$	-	105	-	ns
t _{WLWH}	7	WR pulse width	$3t_{CLCL} - 20$	-	105	-	ns
t _{RLDV}	6	\overline{RD} LOW to valid data in	-	2.5t _{CLCL} - 40	-	64	ns
t _{RHDX}	6	Data hold after RD	0	-	0	-	ns
t _{RHDZ}	6	Data float after RD	-	t _{CLCL} – 15	-	26	ns
t _{LLDV}	6	ALE LOW to valid data in	-	$4t_{CLCL} - 35$	-	131	ns
t _{AVDV}	6	Address to valid data in (non-Extended Addressing Mode)	-	4.5t _{CLCL} – 30	-	157	ns
t _{AVDV1}	6	Address (A16-A22) to valid data in (Extended Addressing Mode)	-	3.5t _{CLCL} – 35	-	110	ns
LLWL	6, 7	ALE LOW to RD or WR LOW	1.5t _{CLCL} – 10	1.5t _{CLCL} + 20	52	82	ns
t _{avwl}	6, 7	Address valid to WR or RD LOW (non-Extended Addressing Mode)	2t _{CLCL} – 5	-	78	-	ns
LAVWL1	6, 7	Address (A16-A22) valid to WR or RD LOW (Extended Addressing Mode)	t _{CLCL} – 10	-	31	-	ns

Product data

Table 9: AC electrical characteristics...continued

 $T_{amb} = 0 \degree C$ to +70 $\degree C$ for commercial unless otherwise specified. Formulae including t_{CLCL} assume oscillator signal with 50/50 duty cycle.^{[1][2][3]}

Symbol	Figure	Parameter	4.5 V < V _{DD} < 5.5 V				Unit
			Variable clock ^{[4}	-]	f _{OSC} = 2	4 MHz ^[4]	
			Min	Max	Min	Max	
t _{QVWX}	7	Data valid to \overline{WR} transition	0.5t _{CLCL} – 15	-	5	-	ns
t _{WHQX}	7	Data hold after WR	0.5t _{CLCL} – 11	-	9	-	ns
t _{QVWH}	7	Data valid to \overline{WR} HIGH	3.5t _{CLCL} – 10	-	135	-	ns
t _{RLAZ}	6	RD LOW to address float	-	0	-	0	ns
t _{WHLH}	6, 7	RD or WR HIGH to ALE HIGH	0.5t _{CLCL} – 11	0.5t _{CLCL} + 10	9	30	ns
External	Clock						
t _{CHCX}	9	HIGH time	16	$t_{CLCL} - t_{CLCX}$	16	-	ns
t _{CLCX}	9	LOW time	16	$t_{CLCL} - t_{CHCX}$	16	-	ns
t _{CLCH}	9	Rise time	-	4	-	4	ns
t _{CHCL}	9	Fall Time	-	4	-	4	ns
Shift Reg	gister						
t _{XLXL}	8	Serial port clock cycle time	6t _{CLCL}	-	250	-	ns
t _{QVXH}	8	Output data set-up to clock rising edge	$5t_{CLCL} - 10$	-	198	-	ns
t _{XHQX}	8	Output data hold after clock rising edge	t _{CLCL} – 15	-	26	-	ns
t _{XHDX}	8	Input data hold after clock rising edge	0	-	0	-	ns
t _{XHDV}	8	Clock rising edge to input data valid	-	5t _{CLCL} – 35	-	173	ns

[1] Parameters are valid over operating temperature range unless otherwise specified.

[2] Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all other outputs = 80 pF.

[3] Interfacing the microcontroller to devices with float times up to 45 ns is permitted. This limited bus contention will not cause damage to Port 0 drivers.

[4] Parts are tested down to 2 MHz, but are guaranteed to operate down to 0 Hz.

Symbol	Parameter	Conditions	Input	Output
t _{HD;STA}	START condition hold time		≥ 7t _{CLCL}	> 4.0 μs
t _{LOW}	SCL LOW time		≥ 8t _{CLCL}	> 4.7 μs
t _{HIGH}	SCL HIGH time		\geq 7t _{CLCL}	> 4.0 μs
t _{RC}	SCL rise time		≤ 1 μs	-
t _{FC}	SCL fall time		≤ 0.3 μs	< 0.3 μs
t _{SU;DAT1}	Data set-up time		≥ 250 ns	$> 10t_{CLCL} - t_{RD}$
t _{SU;DAT2}	SDA set-up time	before repeated START condition	≥ 250 ns	> 1 µs
t _{SU;DAT3}	SDA set-up time	before STOP condition	≥ 250 ns	> 4t _{CLCL}
t _{HD;DAT}	Data hold time		≥0 ns	$> 4t_{CLCL} - t_{FC}$
t _{SU;STA}	Repeated START set-up time		\geq 7t _{CLCL}	> 4.7 µs
t _{SU;STO}	STOP condition set-up time		\geq 7t _{CLCL}	> 4.0 μs
t _{BUF}	Bus free time		\geq 7t _{CLCL}	> 4.7 μs
t _{RD}	SDA rise time		≤ 1 μs	-
t _{FD}	SDA fall time		≤ 300 ns	< 0.3 μs

Table 10: I²C-bus interface characteristics

[1] Parameters are valid over operating temperature range unless otherwise specified.

[2] Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all other outputs = 80 pF.

[3] Interfacing the microcontroller to devices with float times up to 45 ns is permitted. This limited bus contention will not cause damage to Port 0 drivers.

[4] Parts are tested down to 2 MHz, but are guaranteed to operate down to 0 Hz.

10.1 Explanation of AC symbols

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

- A Address
- \mathbf{C} Clock
- D Input data
- H Logic level HIGH
- I Instruction (program memory contents)
- L Logic level LOW, or ALE
- P PSEN
- Q Output data
- **R** RD signal
- t Time
- V Valid
- $W \overline{WR}$ signal
- X No longer a valid logic level
- Z Float


9397 750 12299


Examples:

t_{AVLL} — Time for address valid to ALE LOW.

 t_{LLPL} — Time for ALE LOW to \overline{PSEN} LOW.

10.2 Timing diagrams







Product data

P89C669


80C51 8-bit microcontroller family with extended memory




80C51 8-bit microcontroller family with extended memory




11. Test information





P89C669

80C51 8-bit microcontroller family with extended memory



9397 750 12299

80C51 8-bit microcontroller family with extended memory

12. Package outline




Fig 14. SOT187-2.

9397 750 12299

Product data

80C51 8-bit microcontroller family with extended memory




Fig 15. SOT389-1.

9397 750 12299 Product data

13. Soldering

13.1 Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *Data Handbook IC26; Integrated Circuit Packages* (document order number 9398 652 90011).

There is no soldering method that is ideal for all IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended. In these situations reflow soldering is recommended.

13.2 Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Driven by legislation and environmental forces the worldwide use of lead-free solder pastes is increasing.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 270 °C depending on solder paste material. The top-surface temperature of the packages should preferably be kept:

- below 225 °C (SnPb process) or below 245 °C (Pb-free process)
 - for all BGA, HTSSON..T and SSOP..T packages
 - for packages with a thickness \geq 2.5 mm
 - for packages with a thickness < 2.5 mm and a volume ≥ 350 mm³ so called thick/large packages.
- below 240 °C (SnPb process) or below 260 °C (Pb-free process) for packages with a thickness < 2.5 mm and a volume < 350 mm³ so called small/thin packages.

Moisture sensitivity precautions, as indicated on packing, must be respected at all times.

13.3 Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

• Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.

© Koninklijke Philips Electronics N.V. 2003. All rights reserved.

- For packages with leads on two sides and a pitch (e):
 - larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
 - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time of the leads in the wave ranges from 3 to 4 seconds at 250 °C or 265 °C, depending on solder material applied, SnPb or Pb-free respectively.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

13.4 Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to $300 \,^{\circ}$ C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 $^\circ\text{C}.$

13.5 Package related soldering information

Table 11:	Suitability of surface mount IC packages for wave and reflow soldering
	methods

Package ^[1]	Soldering method		
	Wave	Reflow ^[2]	
BGA, HTSSONT ^[3] , LBGA, LFBGA, SQFP, SSOPT ^[3] , TFBGA, USON, VFBGA	not suitable	suitable	
DHVQFN, HBCC, HBGA, HLQFP, HSO, HSOP, HSQFP, HSSON, HTQFP, HTSSOP, HVQFN, HVSON, SMS	not suitable ^[4]	suitable	
PLCC ^[5] , SO, SOJ	suitable	suitable	
LQFP, QFP, TQFP	not recommended ^{[5][6]}	suitable	
SSOP, TSSOP, VSO, VSSOP	not recommended ^[7]	suitable	
CWQCCNL ^[8] , PMFP ^[9] , WQCCNL ^[8]	not suitable	not suitable	

[1] For more detailed information on the BGA packages refer to the *(LF)BGA Application Note* (AN01026); order a copy from your Philips Semiconductors sales office.

[2] All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods.

9397 750 12299

Product data

- [3] These transparent plastic packages are extremely sensitive to reflow soldering conditions and must on no account be processed through more than one soldering cycle or subjected to infrared reflow soldering with peak temperature exceeding 217 °C ± 10 °C measured in the atmosphere of the reflow oven. The package body peak temperature must be kept as low as possible.
- [4] These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- [5] If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- [6] Wave soldering is suitable for LQFP, QFP and TQFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- [7] Wave soldering is suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.
- [8] Image sensor packages in principle should not be soldered. They are mounted in sockets or delivered pre-mounted on flex foil. However, the image sensor package can be mounted by the client on a flex foil by using a hot bar soldering process. The appropriate soldering profile can be provided on request.
- [9] Hot bar soldering or manual soldering is suitable for PMFP packages.

9397 750 12299

14. Revision history

Table	12: Revis	ion history	
Rev	Date	CPCN	Description
02	20031113	-	Product data (9397 750 12299); ECN 853-2422 01-A14403 of 6 November 2003
			 Figure 6 "External data memory read cycle." on page 22; adjusted drawing.
01	20030508	-	Product data (9397 750 11359); ECN 853-2422 29812 of 14 April 2003

9397 750 12299

15. Data sheet status

Level	Data sheet status ^[1]	Product status ^{[2][3]}	Definition
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

16. Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

17. Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors

customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

18. Licenses

Purchase of Philips I²C components



Purchase of Philips I²C components conveys a license under the Philips' I²C patent to use the components in the I²C system provided the system conforms to the I²C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.

Contact information

For additional information, please visit http://www.semiconductors.philips.com. For sales office addresses, send e-mail to: sales.addresses@www.semiconductors.philips.com.

Fax: +31 40 27 24825

© Koninklijke Philips Electronics N.V. 2003. All rights reserved.

9397 750 12299 Product data

P89C669

80C51 8-bit microcontroller family with extended memory

Contents

1	General description	. 1
2	Features	. 2
2.1	Key features	. 2
2.2	Key benefits	
2.3	Complete features	
3	Ordering information	
3.1	Ordering options	. 3
4	Block diagram	. 4
5	Functional diagram	. 5
6	Pinning information	. 6
6.1	Pinning	. 6
6.1.1	Plastic leaded chip carrier	
6.1.2	Plastic low profile quad flat package	
6.2	Pin description	
7	Functional description	11
7.1	Flash memory description	11
7.2	Memory arrangement	
7.3	Special function registers	
7.4	Security bits	17
8	Limiting values	17
9	Static characteristics	18
10	Dynamic characteristics	19
10.1		21
10.2	5 5	22
11	Test information	24
12	Package outline	26
13	Soldering	28
13.1	Introduction to soldering surface mount	
	packages	28
13.2	Reflow soldering	
13.3	Wave soldering	
13.4	Manual addaring	29
-	Manual soldering	
13.5	Package related soldering information	29
13.5 14	Package related soldering information Revision history	29 31
13.5	Package related soldering information Revision history Data sheet status	29 31 32
13.5 14	Package related soldering information Revision history	29 31 32
13.5 14 15	Package related soldering information Revision history Data sheet status	29 31 32 32

© Koninklijke Philips Electronics N.V. 2003. Printed in the U.S.A.

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Date of release: 13 November 2003 Doc

Document order number: 9397 750 12299



Let's make things better.