### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain)	$R_{\theta JC}$	2.75	
Junction-to-TAB (Drain)	$R_{\thetaJC-TAB}$	3.5	°C/W
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	57	0/00
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	107	

Surface-mounted on FR4 board using 1 sq-in pad, 1 oz Cu.
 Surface-mounted on FR4 board using the minimum recommended pad size.

#### ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS}$ = 0 V, I <sub>D</sub> =	250 μΑ	30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> / T <sub>J</sub>				27		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{GS} = 0 V,$	T <sub>J</sub> = 25 °C			1	
		V <sub>DS</sub> = 24 V	T <sub>J</sub> = 125°C			10	μA
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS}$ = 0 V, $V_{GS}$	= ±20 V			±100	nA
ON CHARACTERISTICS (Note 3)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS}$ = $V_{DS}$ , $I_D$ = 250 $\mu$ A		1.5		2.5	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				5.6		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 to 11.5 V	I <sub>D</sub> = 30 A		6.7	8.0	
			I <sub>D</sub> = 15 A		6.6		mΩ
		V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 30 A		10.3	12.4	
			l <sub>D</sub> = 15 A		9.8		
Forward Transconductance	9fs	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 15 A			11.4		S
CHARGES AND CAPACITANCES							
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0 V, f = 1 MHz, V <sub>DS</sub> = 12 V			1538		
Output Capacitance	C <sub>OSS</sub>				334		рF
Reverse Transfer Capacitance	C <sub>RSS</sub>				180		1
Total Gate Charge	Q <sub>G(TOT)</sub>				11.3	13	

-	G.(. C .)			
Threshold Gate Charge	Q <sub>G(TH)</sub>		1.6	nC
Gate-to-Source Charge	Q <sub>GS</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 15 V; I <sub>D</sub> = 30 A	4.9	ne
Gate-to-Drain Charge	Q <sub>GD</sub>		4.9	
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS}$ = 11.5 V, $V_{DS}$ = 15 V; I <sub>D</sub> = 30 A	26	nC

#### SWITCHING CHARACTERISTICS (Note 4)

Turn-On Delay Time	t <sub>d(ON)</sub>		12.3	
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 15 V, I <sub>D</sub> = 15 A,	21.3	
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$R_G = 3.0 \ \Omega$	14.6	ns
Fall Time	t <sub>f</sub>		6.0	


3. Pulse Test: pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2%.

4. Switching characteristics are independent of operating junction temperatures.


## **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = $25^{\circ}$ C unless otherwise specified)


Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
SWITCHING CHARACTERISTICS (N	lote 4)						
Turn-On Delay Time	t <sub>d(ON)</sub>				7.7		
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 11.5 V, V	/ <sub>DS</sub> = 15 V,		19.5		
Turn-Off Delay Time	t <sub>d(OFF)</sub>	V <sub>GS</sub> = 11.5 V, V I <sub>D</sub> = 15 A, R <sub>G</sub>	= 3.0 Ω		23		ns
Fall Time	t <sub>f</sub>				3.5		
DRAIN-SOURCE DIODE CHARACT	ERISTICS						
Forward Diode Voltage	V <sub>SD</sub>	$V_{GS} = 0 V_{,}$	$T_J = 25^{\circ}C$		0.93	1.2	
	and Diode Voltage $V_{SD}$ $V_{GS} = 0 V$ , $I_J = 25^{\circ}C$ $I_S = 30 A$ $T_J = 125^{\circ}C$	T <sub>J</sub> = 125°C		0.83		V	
Reverse Recovery Time	t <sub>RR</sub>				20		
Charge Time	t <sub>a</sub>	V <sub>GS</sub> = 0 V, dI <sub>S</sub> /dt	= 100 A/μs,		10.4		ns
Discharge Time	t <sub>b</sub>	$V_{GS}$ = 0 V, dI <sub>S</sub> /dt = 100 A/µs, I <sub>S</sub> = 30 A			9.6		
Reverse Recovery Charge	Q <sub>RR</sub>				9.7		nC
PACKAGE PARASITIC VALUES							
Source Inductance	L <sub>S</sub>	T <sub>A</sub> = 25°C			2.49		nH
Drain Inductance, DPAK	L <sub>D</sub>				0.0164		
Drain Inductance, IPAK	L <sub>D</sub>				1.88		
Gate Inductance	L <sub>G</sub>				3.46		
Gate Resistance	R <sub>G</sub>				1.1		Ω


## **TYPICAL PERFORMANCE CURVES**



## **TYPICAL PERFORMANCE CURVES**












Figure 8. Gate-To-Source and Drain-To-Source Voltage vs. Total Charge







Figure 10. Diode Forward Voltage vs. Current



# **TYPICAL PERFORMANCE CURVES**








#### **ORDERING INFORMATION**


Device	Package	Shipping <sup>†</sup>
NTD4808NT4G	DPAK (Pb–Free)	2500 / Tape & Reel
NTD4808N-1G	IPAK (Pb–Free)	75 Units / Rail
NVD4808NT4G	DPAK (Pb–Free)	2500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS

DPAK (SINGLE GUAGE) CASE 369AA-01 **ISSUE B** 





NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ASME
- DIMENSIONING AND TOLEHANCING PEH ASME Y14.5M, 1994.
  CONTROLLING DIMENSION: INCHES.
  THERMAL PAD CONTOUR OPTIONAL WITHIN DI-MENSIONS b3, L3 and Z.
  DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
  DIMENSIONE ON DE ADD ECTETERMINED AT THE DIMENSIONE DAND E ADD ECTETERMINED AT THE
- DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 6. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.

	INC	HES	MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.086	0.094	2.18	2.38	
A1	0.000	0.005	0.00	0.13	
b	0.025	0.035	0.63	0.89	
b2	0.030	0.045	0.76	1.14	
b3	0.180	0.215	4.57	5.46	
c	0.018	0.024	0.46	0.61	
c2	0.018	0.024	0.46	0.61	
D	0.235	0.245	5.97	6.22	
ш	0.250	0.265	6.35	6.73	
e	0.090	BSC	2.29 BSC		
Н	0.370	0.410	9.40	10.41	
L	0.055	0.070	1.40	1.78	
L1	0.108	REF	2.74 REF		
L2	0.020	BSC	0.51 BSC		
Ľ۵	0.035	0.050	0.89	1.27	
L4		0.040		1.01	
Ζ	0.155		3.93		

STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN


\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### PACKAGE DIMENSIONS



**IPAK** CASE 369D-01

z



	INCHES		INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX		
Α	0.235	0.245	5.97	6.35		
в	0.250	0.265	6.35	6.73		
С	0.086	0.094	2.19	2.38		
D	0.027	0.035	0.69	0.88		
Е	0.018	0.023	0.46	0.58		
F	0.037	0.045	0.94	1.14		
G	0.090	) BSC	2.29	BSC		
н	0.034	0.040	0.87	1.01		
J	0.018	0.023	0.46	0.58		
к	0.350	0.380	8.89	9.65		
R	0.180	0.215	4.45	5.45		
S	0.025	0.040	0.63	1.01		
V	0.035	0.050	0.89	1.27		
Z	0.155		3.93			

STYLE 2: PIN 1. GATE

2. DRAIN З. SOURCE

4. DRAIN

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILC does not convey any license under its patent rights or the rights of others. SCILC products are not designed, intended, or authorized for use a components in systems intended for surgical implant into the body, or other applications. Buyer purchase or use SCILLC products for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative