

Table of Contents


| 1 | Pin A | ssignments4 |
|---|--------|--------------------------------------|
| | 1.1 | FC-PBGA Ball Layout Diagrams4 |
| | 1.2 | Signal List By Ball Location7 |
| 2 | Electi | rical Characteristics |
| | 2.1 | Maximum Ratings |
| | 2.2 | Recommended Operating Conditions14 |
| | 2.3 | Thermal Characteristics |
| | 2.4 | DC Electrical Characteristics15 |
| | 2.5 | AC Timings |
| 3 | Hard | ware Design Considerations |
| | 3.1 | Start-up Sequencing Recommendations |
| | 3.2 | Power Supply Design Considerations40 |
| | 3.3 | Connectivity Guidelines41 |
| | 3.4 | External SDRAM Selection |
| | 3.5 | Thermal Considerations |
| 4 | Order | ring Information43 |
| 5 | Packa | age Information |
| 6 | Produ | uct Documentation |
| 7 | Revis | sion History |
| | | |


List of Figures


| Figure 1. | MSC8122 Block Diagram |
|-----------|--|
| Figure 2. | StarCore SC140 DSP Extended Core Block Diagram 3 |
| Figure 3. | MSC8122 Package, Top View 5 |
| Figure 4. | MSC8122 Package, Bottom View 6 |
| Figure 5. | Overshoot/Undershoot Voltage for V_{IH} and $V_{\text{IL}}, \ldots, 16$ |
| Figure 6. | Start-Up Sequence: $V_{\mbox{\scriptsize DD}}$ and $V_{\mbox{\scriptsize DDH}}$ Raised Together 17 |
| Figure 7. | Start-Up Sequence: V _{DD} Raised Before V _{DDH} with CLKIN |
| | Started with V _{DDH} 17 |
| Figure 8. | Power-Up Sequence for V_{DDH} and V_{DD}/V_{CCSYN} 18 |
| Figure 9. | Timing Diagram for a Reset Configuration Write 21 |

| Figure 10.Internal Tick Spacing for Memory Controller Signals 22 |
|--|
| Figure 11.SIU Timing Diagram |
| Figure 12.CLKOUT and CLKIN Signals |
| Figure 13.DMA Signals |
| Figure 14.Asynchronous Single- and Dual-Strobe Modes Read |
| Timing Diagram |
| Figure 15.Asynchronous Single- and Dual-Strobe Modes Write |
| Timing Diagram |
| Figure 16.Asynchronous Broadcast Write Timing Diagram 30 |
| Figure 17.DSI Synchronous Mode Signals Timing Diagram 31 |
| Figure 18.TDM Inputs Signals |
| Figure 19.TDM Output Signals |
| Figure 20.UART Input Timing |
| Figure 21.UART Output Timing |
| Figure 22.Timer Timing |
| Figure 23.MDIO Timing Relationship to MDC |
| Figure 24.MII Mode Signal Timing 35 |
| Figure 25.RMII Mode Signal Timing |
| Figure 26.SMII Mode Signal Timing |
| Figure 27.GPIO Timing |
| Figure 28.EE Pin Timing |
| Figure 29.Test Clock Input Timing Diagram |
| Figure 30.Boundary Scan (JTAG) Timing Diagram |
| Figure 31.Test Access Port Timing Diagram |
| Figure 32.TRST Timing Diagram |
| Figure 33.Core Power Supply Decoupling |
| Figure 34.V _{CCSYN} Bypass |
| Figure 35.MSC8122 Mechanical Information, 431-pin FC-PBGA |
| Package |









Notes: 1. The arrows show the data transfer direction.
2. The QBus interface includes a bus switch, write buffer, fetch unit, and a control unit that defines four QBus banks. In addition, the QBC handles internal memory contentions.

Figure 2. StarCore SC140 DSP Extended Core Block Diagram

MSC8122 Quad Digital Signal Processor Data Sheet, Rev. 16

Freescale Semiconductor



ssignments

1 Pin Assignments

This section includes diagrams of the MSC8122 package ball grid array layouts and pinout allocation tables.

1.1 FC-PBGA Ball Layout Diagrams

Top and bottom views of the FC-PBGA package are shown in Figure 3 and Figure 4 with their ball location index numbers.




Figure 3. MSC8122 Package, Top View

MSC8122 Quad Digital Signal Processor Data Sheet, Rev. 16

Freescale Semiconductor






Figure 4. MSC8122 Package, Bottom View

1.2 Signal List By Ball Location

 Table 1 presents signal list sorted by ball number.

```
Table 1. MSC8122 Signal Listing by Ball Designator
```

| Des. | Signal Name | Des. | Signal Name | |
|------|-----------------------------|------|------------------------------------|--|
| B3 | V _{DD} | C18 | GPIO1/TIMER0/CHIP_ID1/IRQ5/ETHTXD1 | |
| B4 | GND | C19 | GPIO7/TDM3RCLK/IRQ5/ETHTXD3 | |
| B5 | GND | C20 | GPIO3/TDM3TSYN/IRQ1/ETHTXD2 | |
| B6 | NMI_OUT | C21 | GPIO5/TDM3TDAT/IRQ3/ETHRXD3 | |
| B7 | GND | C22 | GPIO6/TDM3RSYN/IRQ4/ETHRXD2 | |
| B8 | V _{DD} | D2 | TDI | |
| B9 | GND | D3 | EE0 | |
| B10 | V _{DD} | D4 | EE1 | |
| B11 | GND | D5 | GND | |
| B12 | V _{DD} | D6 | V _{DDH} | |
| B13 | GND | D7 | HCID2 | |
| B14 | V _{DD} | D8 | HCID3/HA8 | |
| B15 | GND | D9 | GND | |
| B16 | V _{DD} | D10 | V _{DD} | |
| B17 | GND | D11 | GND | |
| B18 | V _{DD} | D12 | V _{DD} | |
| B19 | GPIO0/CHIP_ID0/IRQ4/ETHTXD0 | D13 | GND | |
| B20 | V _{DD} | D14 | V _{DD} | |
| B21 | V _{DD} | D15 | V _{DD} | |
| B22 | GND | D16 | GPIO31/TIMER3/SCL | |
| C2 | GND | D17 | GPIO29/CHIP_ID3/ETHTX_EN | |
| C3 | V _{DD} | D18 | V _{DDH} | |
| C4 | TDO | D19 | GPIO4/TDM3TCLK/IRQ2/ETHTX_ER | |
| C5 | SRESET | D20 | V _{DDH} | |
| C6 | GPIO28/UTXD/DREQ2 | D21 | GND | |
| C7 | HCID1 | D22 | GPIO8/TDM3RDAT/IRQ6/ETHCOL | |
| C8 | GND | E2 | ТСК | |
| C9 | V _{DD} | E3 | TRST | |
| C10 | GND | E4 | TMS | |
| C11 | V _{DD} | E5 | HRESET | |
| C12 | GND | E6 | GPIO27/URXD/DREQ1 | |
| C13 | V _{DD} | E7 | HCID0 | |
| C14 | GND | E8 | GND | |
| C15 | GND | E9 | V _{DD} | |
| C16 | GPIO30/TIMER2/TMCLK/SDA | E10 | GND | |
| C17 | GPIO2/TIMER1/CHIP_ID2/IRQ6 | E11 | V _{DD} | |



ssignments

| E12 GND G6 HA17 E13 Vpp G7 PWE0/PSD0M0/PBS0 E14 GND G8 Vpp E15 GND G9 Vpp E16 Vpp G10 IRG3(RADDR31) E17 GND G11 BM07C0/BNKSEL0 E18 GND G12 ABB/RQ4 E19 GPI037DM2RCL//RG7/ETHMDIO G13 Vpp E20 GPI0137DM2RCL//RG7/ETHMDIO G14 IR07/INT_OUT E21 GPI0137DM2RCL//RG7/ETHMDIO G15 ETHCRS/ETHRAD E22 GPI0137DM2RCL//RG7/ETHMDI/C G16 Vpp E23 GPI0137DM2RCL//RG7/ETHRXD1/ETHSYNC G16 Vpp F2 PORESET G17 CST1 F3 RSTCONF G18 BCTL0 F4 NMI G19 GPI0137DM1TATC//RC//R F5 HA29 G20 GND F6 HA22 G21 GPI0137DM1TATC//R F7 GND G22 | Des. | Signal Name | Des. | Signal Name |
|--|------|--|------|------------------------------|
| E14 GND G8 Vpb E15 GND G9 Vpb E16 Vpb G10 IRG3/RADDR31 E17 GND G11 BM0/TG0/BNKSEL0 E18 GND G12 ABB//RG4 E19 GPI03/TDM2TS/N/IRQ7/ETHMDIO G13 Vpb E20 GPI013/TDM2RCLK/IRQ11/ETHMDIC G14 IRQ7/INT_OUT E21 GPI010/TDM2TCLK/IRQ3/FETHRX.DV/ETHCRS.DV/INC G15 ETHCRS/ETHRXD E22 GPI012/TDM2RS/N/IRQ10/ETHRXD1/ETHS/NC G16 Vpb F2 FORESET G17 C51 F3 RSTCONF G18 BCTL0 F4 NMI G19 GPI012/TDM1TS/NDREQ1 F5 HA29 G20 GND F6 HA22 G21 GPI017/TDM1TATDACKK1 F7 GND G22 GPI02/TDM0TCLKDONE2DRACK2 F8 Vpb H42 H420 F9 Vpb H4 Vpb F10 Vpb H4 | E12 | GND | G6 | HA17 |
| E15 GND G9 V _{DD} E16 V _{DD} G10 IRQ3/BADR31 E17 GND G11 BM0/TC0/BNKSEL0 E18 GND G12 ABB/IRQ4 E19 GPI09/TDM2TSYN/IRQ7/ETHMDIO G13 V _{DD} E20 GPI010/TDM2TCLK/IRQ3/ETHRX_DV/ETHCRS_DV/NC G14 IRQ7/INT_OUT E21 GPI010/TDM2TCLK/IRQ3/ETHRX_DV/ETHCRS_DV/NC G15 ETHCRS/ETHXXD E22 GPI012/TDM2RSYN/IRQ10/ETHRXD//ETHSYNC G16 V _{DD} F2 PORESET G17 CST F3 RSTCONF G18 BCTL0 F4 NMI G19 GPI013/TDM1TSYNDREQ1 F5 HA29 G20 GND F6 HA22 G21 GPI017/TDM1TDA1/DACK1 F7 GND G22 GPI02/TDM07CLK/DONE2/DRACK2 F8 V _{DD} H3 HA28 F10 V _{DD} H4 V _{DD} F11 GND H5 HA19 F12 | E13 | V _{DD} | G7 | PWE0/PSDDQM0/PBS0 |
| E16 Vod G10 IRGS/BADR31 E17 GND G11 BM0TC0/BNKSEL0 E18 GND G12 ABB/RQ4 E19 GPI09/TDM2TSVN/IRG7/ETHMDIO G13 Vod E20 GPI01013/TDM2RCLK/IRG1/ETHMDC G14 IRG7/INT_OUT E21 GPI010/TDM2RSVN/IRG1/ETHMXDC G15 ETHCRS/ETHXD E22 GPI010/TDM2RSVN/IRG10/ETHXXD//ETHSVNC G16 Vod F2 PORESET G17 CS1 F3 RSTCONF G18 BECT0 F4 NMI G19 GPI010/TDM1SVNDREQ1 F5 HA29 G20 GND F6 HA22 G21 GPI017/TDM1TDAT/DACK1 F7 GND G22 GPI022/TDM0TCLK/DONE2/DRACK2 F8 Vod H42 H420 F9 Vod H4 Vod F11 GND H5 H419 F12 Vod H4 Vod F13 GND H5 <t< td=""><td>E14</td><td>GND</td><td>G8</td><td>V_{DD}</td></t<> | E14 | GND | G8 | V _{DD} |
| E17 GND G11 BM0/TC0/BNKSEL0 E18 GND G12 ABB/IRQ4 E19 GPI09/TDM2TSYN/IRG7/ETHMDIO G13 Vpp E20 GPI013/TDM2RCL//IRG11/ETHMDIC G14 IRG7/INT_OUT E21 GPI010/TDM2TCL//IRG3/ETHRX_DV/ETHCRS_DV/NC G15 ETHCRS/ETHRXD E22 GPI012/TDM2RSYN/IRG10/ETHRXD1/ETHSYNC G16 Vpp F2 PORESET G17 CS1 F3 RSTCONF G18 BCTL0 F4 NMI G19 GPI015/TDM1TSYN/DREQ1 F5 HA29 G20 GND F6 HA22 G21 GPI017/DM1TDAT/DACKT F7 GND G22 GPI02/TDM0TCL//DACKT F8 Vpp H4 Vp F9 Vpp H4 Vp F10 Vpp H4 Vpp F11 GND H5 HA19 F12 Vpp H6 TEST F13 GND H7 | E15 | GND | G9 | V _{DD} |
| E18 GND G12 ABB/IRQ4 E19 GPI09/TDM2TSYN/IRQ7/ETHMDIO G13 Vpp E20 GPI013/TDM2RCL/R/IRQ11/ETHMDC G14 IRQ7/INT_OUT E21 GPI010/TDM2RCL/R/IRQ11/ETHMDC G15 ETHCRS/ETHRX.DV E22 GPI010/TDM2RCL/R/IRQ10/ETHRX.D1/ETHSYNC G16 Vpp F2 PORESET G17 CS1 F3 RSTCONF G18 BCTL0 F4 NMI G19 GPI018/TDM1TSYNDREQ1 F5 HA29 G20 GND F6 HA22 G21 GPI017/TDM1TDAT/DACKT F7 GND G22 GPI02/TDM0TCL/R/DONE2/DRACK2 F8 Vpp H42 HA20 F9 Vpp H4 Vpp F10 Vpp H4 Vpp F11 GND H5 HA19 F12 Vpp H6 TEST F13 GND H7 PSDCAS/PGPL3 F14 Vpp Vpp | E16 | V _{DD} | G10 | IRQ3/BADDR31 |
| E19 GPIO9/TDM2TSYN/ĪRQ7/ETHMDIO G13 V_DD E20 GPIO13/TDM2RCLK/ĪRQ11/ETHMDC G14 IRQ7/INT_OUT E21 GPIO10/TDM2TCLK/ĪRQ8/ETHRX_DV/ETHCRS_DV/NC G15 ETHCRS/ETHRXD E22 GPIO12/TDM2RSYN/ĪRQ10/ETHRXD1/ETHSYNC G16 V_DD F2 PORESET G17 CS1 F3 RSTCONF G18 BCTL0 F4 NMI G19 GPIO15/TDM1TSYNDREQ1 F5 HA29 G20 GND F6 HA22 G21 GPIO17/TDM1TDAT/DACKT F7 GND G22 GPIO22/TDM0TCLK/DONE2/DACK2 F8 V_DD H2 HA20 F9 V_DD H3 HA28 F10 V_DD H4 V_DD F11 GND H5 HA19 F12 V_DD H6 TEST F13 GND H7 PSDCAS/PGPL3 F14 V_DD H8 PGTA/PUPMWAIT/PGPL4/PBSS F15 ETHRX_CLK/ET | E17 | GND | G11 | BM0/TC0/BNKSEL0 |
| E20 GPI013/TDM2RCLK/IRQ11/ETHMDC G14 IRQ7/INT_OUT E21 GPI010/TDM2TCLK/IRQ8/ETHRX_DV/ETHCRS_DV/NC G15 ETHCRS/ETHRXD E22 GPI012/TDM2RSYN/IRQ10/ETHRXD1/ETHSYNC G16 VDD F2 PORESET G17 CS1 F3 RSTCONF G18 BCTL0 F4 NMI G19 GPI015/TDM1TSYN/DREQ1 F5 HA29 G20 GND F6 HA22 G21 GPI017/TDM1TDATDACK1 F7 GND G22 GPI022/TDM0TCLK/DRZ/RCK2 F8 VDD H2 HA20 F9 VDD H4 VD0 F10 VDD H4 VD0 F11 GND H5 HA19 F12 VDD H6 TEST F13 GND H7 PSDCAS/PGPL3 F14 VDD H8 PGTA/PUPMWAIT/PGPL4/PPBS F15 ETHRX_CLK/ETHSYNC_IN H9 VD0 F16 ETHRX_CLK/ETHSYNC_IN | E18 | GND | G12 | ABB/IRQ4 |
| E21 GPI010/TDM2TCLK/IROB/ETHRX_DV/ETHCRS_DV/NC G15 ETHCRS/ETHRXD E22 GPI012/TDM2RSYN/IRQT0/ETHRXD1/ETHSYNC G16 V_DD F2 PORESET G17 CST F3 RSTCONF G18 BCTL0 F4 NMI G19 GPI015/TDM1TSYN/DREQ1 F5 HA29 G20 GND F6 HA22 G21 GPI0017/TDM1TDAT/DACKT F7 GND G22 GPI022/TDM0TCLK/DONE2/DRACK2 F8 V_DD H2 HA20 F9 V_DD H2 HA20 F9 V_DD H3 HA28 F10 V_DD H4 V_DD F11 GND H5 HA19 F12 V_DD H8 PGTA/PUPMWAIT/PGPL4/PPBS F14 V_DD H8 PGTA/PUPMWAIT/PGPL4/PPBS F15 ETHRX_CLK/ETHSYNC_IN H9 V_DD F16 ETHRX_CLK/ETHSYNDEQ2 H12 AACK F19 GPI018/TDM17CL/NDONET | E19 | GPIO9/TDM2TSYN/IRQ7/ETHMDIO | G13 | V _{DD} |
| E22 GPI012/TDM2RSYN/IRQ100/ETHRXD1/ETHSYNC G16 V_DD F2 PORESET G17 CS1 F3 RSTCONF G18 BCTL0 F4 NMI G19 GPI015/TDM1TSYNDREQ1 F5 HA29 G20 GND F6 HA22 G21 GPI017/TDM1TDAT/DACK1 F7 GND G22 GPI022/TDM0TCLK/DONE2/DRACK2 F8 VDD H2 HA20 F9 VDD H3 HA28 F10 VDD H4 VDD F11 GND H5 HA19 F12 VDD H6 TEST F13 GND H7 PSDCAS/PGPL3 F14 VDD H8 PGTA/PUPMWAIT/PGPL4/PPBS F15 ETHRX_CLK/ETHSYNC_IN H9 VDD F16 ETHRX_CLK/ETHSYNC_IN H9 VDD F16 ETHRX_CLK/ETHSYNC_IN H9 VDD F16 GPI019/TDM1RCLK/DONE1/DRACK1 H11 ARTRY <td>E20</td> <td>GPIO13/TDM2RCLK/IRQ11/ETHMDC</td> <td>G14</td> <td>IRQ7/INT_OUT</td> | E20 | GPIO13/TDM2RCLK/IRQ11/ETHMDC | G14 | IRQ7/INT_OUT |
| F2 PORESET G17 CS1 F3 RSTCONF G18 BCTL0 F4 NMI G19 GPI015/TDM1TSYN/DREQ1 F5 HA29 G20 GND F6 HA22 G21 GPI017/TDM1TDAT/DACK1 F7 GND G22 GPI022/TDM0TCLK/DONE2/DRACK2 F8 V _{DD} H2 HA20 F9 V _{DD} H3 HA28 F10 V _{DD} H4 V _{DD} F11 GND H5 HA19 F12 V _{DD} H6 TEST F13 GND H7 PSDCAS/PGPL3 F14 V _{DD} H8 PGTA/PUPMWAIT/PGPL4/PPES F15 ETHRX_CLK/ETHSYNC_IN H9 V _{DD} F16 ETHTX_CLK/ETHSYNC_IN H9 V _{DD} F16 ETHRX_CLK/ETHCLOCK H10 BM1/TC1/BNKSEL1 F17 GPI020/TDM1RDAT H11 ARTRY F18 GPI014/TDM2TDAT/ROAZ H12 AACK | E21 | GPIO10/TDM2TCLK/IRQ8/ETHRX_DV/ETHCRS_DV/NC | G15 | ETHCRS/ETHRXD |
| F3 RSTCONF G18 BCTL0 F4 NMI G19 GPI015/TDM1TSYN/DREQ1 F5 HA29 G20 GND F6 HA22 G21 GPI017/TDM1TDAT/DACK1 F7 GND G22 GPI02/TDM0TCLK/DONE2/DRACK2 F8 V _{DD} H2 HA20 F9 V _{DD} H3 HA28 F10 V _{DD} H4 V _{DD} F11 GND H5 HA19 F12 V _{DD} H6 TEST F13 GND H7 PSDCAS/PGPL3 F14 V _{DD} H8 PGTA/PUPMWAIT/PGPL4/PPBS F15 ETHRX_CLK/ETHSYNC_IN H9 V _{DD} F16 ETHTX_CLK/ETHREF_CLK/ETHCLOCK H10 BM1/TC1/BNKSEL1 F17 GPI020/TDM1RDAT H11 ARTRY F18 GPI016/TDM1RSYN/DREQ2 H12 AACK F19 GPI014/TDM2DAT/RQ12/ETHRX_ER/ETHTXD H14 HTA F22 GPI014/TDM2RDAT/RQ12/ETHRX_ER/ | E22 | GPIO12/TDM2RSYN/IRQ10/ETHRXD1/ETHSYNC | G16 | V _{DD} |
| F4 NMI G19 GPI015/TDM1TSYN/DREQ1 F5 HA29 G20 GND F6 HA22 G21 GPI017/TDM1TDAT/DACK1 F7 GND G22 GPI02/TDM0TCLK/DONE2/DRACK2 F8 V _{DD} H2 HA20 F9 V _{DD} H3 HA28 F10 V _{DD} H4 V _{DD} F11 GND H5 HA19 F12 V _{DD} H6 TEST F13 GND H7 PSDCAS/PGPL3 F14 V _{DD} H8 PGTA/PUPMWAIT/PGPL4/PPBS F15 ETHRX_CLK/ETHREF_CLK/ETHCLOCK H10 BM1/TC1/BNKSEL1 F17 GPI020/TDM1RDAT H11 ARTRY F18 GPI018/TDM1RSYN/DREQ2 H12 AACK F19 GPI014/TDM2RDAT/IRQ9/ETHRX_ER/ETHTXD H14 HTA F21 GPI014/TDM2RDAT/IRQ9/ETHRX_ER/ETHTXD H14 HTA F22 GPI014/TDM2RDAT/IRQ12/ETHRXD0/NC H15 V _{DD} F22 | F2 | PORESET | G17 | CS1 |
| F5 HA29 G20 GND F6 HA22 G21 GPI017/TDM1TDAT/DACK1 F7 GND G22 GPI022/TDM0TCLK/DONE2/DRACK2 F8 V _{DD} H2 HA20 F9 V _{DD} H3 HA28 F10 V _{DD} H3 HA28 F11 GND H5 HA19 F12 V _{DD} H6 TEST F13 GND H7 PSDCAS/PGPL3 F14 V _{DD} H8 PGTA/PUPMWAIT/PGPL4/PPBS F15 ETHRX_CLK/ETHSYNC_IN H9 V _{DD} F16 ETHTX_CLK/ETHREF_CLK/ETHCLOCK H10 BM1/TC1/BNKSEL1 F17 GPI020/TDM1RDAT H11 ÄRTRY F18 GPIO18/TDM1RSYN/DREQ2 H12 ÄÄCK F19 GPIO18/TDM1RDAT H11 ÄRTRY F18 GPIO18/TDM1RDAT H11 ÄRTRY F19 GPIO18/TDM1RDAT H11 ÄRTRY F18 GPI018/TDM1RDAT H11 | F3 | RSTCONF | G18 | BCTL0 |
| F6 HA22 G21 GPI017/TDM1TDAT/DACK1 F7 GND G22 GPI022/TDM0TCLK/DONE2/DRACK2 F8 V _{DD} H2 HA20 F9 V _{DD} H3 HA28 F10 V _{DD} H4 V _{DD} F11 GND H5 HA19 F12 V _{DD} H6 TEST F13 GND H7 PSDCAS/PGPL3 F14 V _{DD} H8 PGTA/PUPMWAIT/PGPL4/PPBS F15 ETHRX_CLK/ETHSYNC_IN H9 V _{DD} F16 ETHRX_CLK/ETHREF_CLK/ETHCLOCK H10 BM1/TC1/BNKSEL1 F17 GPI020/TDM1RDAT H11 ARTRY F18 GPI018/TDM1RSYN/DREQ2 H12 AACK F19 GPI018/TDM1RCDK1/DRACK1 H13 DBB//RQ5 F20 GPI011/TDM2RDAT//RQ12/ETHRX/ER/ETHTXD H14 HTA F21 GPI014/TDM2RDAT//RQ12/ETHRX/DR/NC H15 V _{DD} F22 GPI019/TDM1RCLK/DACK2 H16 TT4/CS7 | F4 | NMI | G19 | GPIO15/TDM1TSYN/DREQ1 |
| F7 GND G22 GPIO22/TDM0TCLK/DONE2/DRACK2 F8 V _{DD} H2 HA20 F9 V _{DD} H3 HA28 F10 V _{DD} H3 HA28 F11 GND H4 V _{DD} F11 GND H5 HA19 F12 V _{DD} H6 TEST F13 GND H7 PSDCAS/PGPL3 F14 V _{DD} H8 PGTA/PUPMWAIT/PGPL4/PPBS F15 ETHRX_CLK/ETHSYNC_IN H9 V _{DD} F16 ETHTX_CLK/ETHREF_CLK/ETHCLOCK H10 BM1/TC1/BNKSEL1 F17 GPIO20/TDM1RDAT H11 ARTRY F18 GPIO18/TDM1RSYNDREQ2 H12 AACK F19 GPIO14/TDM2TDAT/IRQ9/ETHRX_ER/ETHTXD H14 HTA F20 GPIO14/TDM2RDAT/IRQ12/ETHRXD0/NC H15 V _{DD} F21 GPIO14/TDM2RDAT/IRQ12/ETHRXD0/NC H16 TT4/CS7 G2 HA24 H17 CS4 G3 HA27 </td <td>F5</td> <td>HA29</td> <td>G20</td> <td>GND</td> | F5 | HA29 | G20 | GND |
| F8 V _{DD} H2 HA20 F9 V _{DD} H3 HA28 F10 V _{DD} H4 V _{DD} F11 GND H5 HA19 F12 V _{DD} H6 TEST F13 GND H7 PSDCAS/PGPL3 F14 V _{DD} H8 PGTA/PUPMWAIT/PGPL4/PPBS F15 ETHRX_CLK/ETHSYNC_IN H9 V _{DD} F16 ETHTX_CLK/ETHRSYNC_IN H9 V _{DD} F16 ETHTX_CLK/ETHREF_CLK/ETHCLOCK H10 BM1/TC1/BNKSEL1 F17 GPI020/TDM1RDAT H11 ARTRY F18 GPI018/TDM1RSYN/DREQ2 H12 AACK F19 GPI016/TDM1TCLK/DONET/DRACK1 H13 DBB/RQ5 F20 GPI011/TDM2TDAT/RQ9/ETHRX_ER/ETHTXD H14 HTA F21 GPI014/TDM2RDAT/RQ12/ETHRXD0/NC H15 V _{DD} F22 GPI019/TDM1RCLK/DACK2 H16 TT4/CS7 G2 HA24 H17 CS4 G3 | F6 | HA22 | G21 | GPIO17/TDM1TDAT/DACK1 |
| F9 VDD H3 HA28 F10 VDD H4 VDD F11 GND H5 HA19 F12 VDD H6 TEST F13 GND H7 PSDCAS/PGPL3 F14 VDD H8 PGTA/PUPMWAIT/PGPL4/PPBS F15 ETHRX_CLK/ETHSYNC_IN H9 VDD F16 ETHTX_CLK/ETHREF_CLK/ETHCLOCK H10 BM1/TC1/BNKSEL1 F17 GPI020/TDM1RDAT H11 ARTRY F18 GPI018/TDM1RSYN/DREQ2 H12 AACK F19 GPI016/TDM1TCLK/DONE1/DRACK1 H13 DBB/IRQ5 F20 GPI011/TDM2TDAT/IRQ9/ETHRX_ER/ETHTXD H14 HTA F21 GPI014/TDM2RDAT/IRQ12/ETHRXD0/NC H15 VDD F22 GPI019/TDM1RCLK/DACK2 H16 TT4/CS7 G2 HA24 H17 CS4 G3 HA27 H18 GPI024/TDM0RSYN/IRQ14 G4 HA25 H19 GPI021/TDM0TSYN | F7 | GND | G22 | GPIO22/TDM0TCLK/DONE2/DRACK2 |
| F10 VD H4 VD F11 GND H5 HA19 F12 VD H6 TEST F13 GND H7 PSDCAS/PGPL3 F14 VDD H8 PGTA/PUPMWAIT/PGPL4/PPBS F15 ETHRX_CLK/ETHSYNC_IN H9 VDD F16 ETHTX_CLK/ETHREF_CLK/ETHCLOCK H10 BM1/TC1/BNKSEL1 F17 GPI020/TDM1RDAT H11 ARTRY F18 GPI018/TDM1RSYN/DREQ2 H12 AACK F19 GPI016/TDM1TCLK/DONE1/DRACK1 H13 DBB/IRQ5 F20 GPI011/TDM2TDAT/IRQ9/ETHRX_ER/ETHTXD H14 HTA F21 GPI014/TDM2RDAT/IRQ12/ETHRXDO/NC H15 VDD F22 GPI014/TDM2RDAT/IRQ12/ETHRXDO/NC H15 VDD F22 GPI014/TDM2RDAT/IRQ12/ETHRXDO/NC H16 TT4/CS7 G2 HA24 H17 CS4 G3 HA27 H18 GPI024/TDM0RSYN/IRQ14 G4 HA25 H19 GPI021/TDM0TSYN <td>F8</td> <td>V_{DD}</td> <td>H2</td> <td>HA20</td> | F8 | V _{DD} | H2 | HA20 |
| F11 GND H5 HA19 F12 V _{DD} H6 TEST F13 GND H7 PSDCAS/PGPL3 F14 V _{DD} H8 PGTA/PUPMWAIT/PGPL4/PPBS F15 ETHRX_CLK/ETHSYNC_IN H9 V _{DD} F16 ETHTX_CLK/ETHREF_CLK/ETHCLOCK H10 BM1/TC1/BNKSEL1 F17 GPI020/TDM1RDAT H11 ARTRY F18 GPI018/TDM1RSYN/DREQ2 H12 AACK F19 GPI016/TDM1TCLK/DONET/DRACK1 H13 DBB/RQ5 F20 GPI011/TDM2TDAT//RQ9/ETHRX_ER/ETHTXD H14 HTA F21 GPI014/TDM2RDAT//RQ9/ETHRX_ER/ETHTXD H15 V _{DD} F22 GPI011/TDM2RDAT//RQ9/ETHRX_ER/ETHTXD H16 TT4/CS7 F22 GPI019/TDM1RCLK/DACK2 H16 TT4/CS7 G2 HA24 H17 CS4 G3 HA27 H18 GPI024/TDM0RSYN//RQ14 G4 HA25 H19 GPI021/TDM0TSYN | F9 | V _{DD} | H3 | HA28 |
| F12 V _{DD} H6 TEST F13 GND H7 PSDCAS/PGPL3 F14 V _{DD} H8 PGTA/PUPMWAIT/PGPL4/PPBS F15 ETHRX_CLK/ETHSYNC_IN H9 V _{DD} F16 ETHTX_CLK/ETHREF_CLK/ETHCLOCK H10 BM1/TC1/BNKSEL1 F17 GPI020/TDM1RDAT H11 ARTRY F18 GPI018/TDM1RSYN/DREQ2 H12 AACK F19 GPI016/TDM1TCLK/DONET/DRACK1 H13 DBB/IRQ5 F20 GPI011/TDM2TDAT/IRQ9/ETHRX_ER/ETHTXD H14 HTA F21 GPI014/TDM2RDAT/IRQ12/ETHRXDO/NC H15 V _{DD} F22 GPI019/TDM1RCLK/DACK2 H16 TT4/CS7 F23 GPI019/TDM1RCLK/DACK2 H16 TT4/CS7 F24 GPI019/TDM1RCLK/DACK2 H16 TT4/CS7 F25 GPI019/TDM1RCLK/DACK2 H16 GS4 G3 HA24 H17 CS4 G4 HA25 H19 GPI024/TDM0RSYN/IRQ14 | F10 | V _{DD} | H4 | V _{DD} |
| F13GNDH7PSDCAS/PGPL3F14VDDH8PGTA/PUPMWAIT/PGPL4/PPBSF15ETHRX_CLK/ETHSYNC_INH9VDDF16ETHTX_CLK/ETHREF_CLK/ETHCLOCKH10BM1/TC1/BNKSEL1F17GPIO20/TDM1RDATH11ARTRYF18GPIO18/TDM1RSYN/DREQ2H12AACKF19GPIO16/TDM1TCLK/DONE1/DRACK1H13DBB/IRQ5F20GPIO11/TDM2TDAT/IRQ9/ETHRX_ER/ETHTXDH14HTAF21GPIO14/TDM2RDAT/IRQ9/ETHRXD0/NCH15VDDF22GPIO19/TDM1RCLK/DACK2H16TT4/CS7G2HA24H17CS4G3HA27H18GPIO24/TDM0RSYN/IRQ14G4HA25H19GPIO21/TDM0TSYN | F11 | GND | H5 | HA19 |
| F14VDDH8PGTA/PUPMWAIT/PGPL4/PPBSF15ETHRX_CLK/ETHSYNC_INH9VDDF16ETHTX_CLK/ETHREF_CLK/ETHCLOCKH10BM1/TC1/BNKSEL1F17GPI020/TDM1RDATH11ARTRYF18GPI018/TDM1RSYN/DREQ2H12AACKF19GPI016/TDM1TCLK/DONET/DRACKTH13DBB/IRQ5F20GPI011/TDM2TDAT/IRQ9/ETHRX_ER/ETHTXDH14HTAF21GPI014/TDM2RDAT/IRQ12/ETHRXD0/NCH15VDDF22GPI019/TDM1RCLK/DACK2H16TT4/CS7G2HA24H17CS4G3HA27H18GPI024/TDM0RSYN/IRQ14G4HA25H19GPI021/TDM0TSYN | F12 | V _{DD} | H6 | TEST |
| F15ETHRX_CLK/ETHSYNC_INH9VDDF16ETHTX_CLK/ETHREF_CLK/ETHCLOCKH10BM1/TC1/BNKSEL1F17GPI020/TDM1RDATH11ARTRYF18GPI018/TDM1RSYN/DREQ2H12AACKF19GPI016/TDM1TCLK/DONE1/DRACK1H13DBB/IRQ5F20GPI011/TDM2TDAT//RQ9/ETHRX_ER/ETHTXDH14HTAF21GPI014/TDM2RDAT//RQ12/ETHRXD0/NCH15VDDF22GPI019/TDM1RCLK/DACK2H16TT4/CS7G2HA24H17CS4G3HA27H18GPI021/TDM0RSYN/RQ14G4HA25H19GPI021/TDM0TSYN | F13 | GND | H7 | PSDCAS/PGPL3 |
| F16ETHTX_CLK/ETHREF_CLK/ETHCLOCKH10BM1/TC1/BNKSEL1F17GPI020/TDM1RDATH11ARTRYF18GPI018/TDM1RSYN/DREQ2H12AACKF19GPI016/TDM1TCLK/DONE1/DRACK1H13DBB/IRQ5F20GPI011/TDM2TDAT/IRQ9/ETHRX_ER/ETHTXDH14HTAF21GPI014/TDM2RDAT/IRQ12/ETHRXD0/NCH15VpdF22GPI019/TDM1RCLK/DACK2H16TT4/CS7G2HA24H17CS4G3HA27H18GPI024/TDM0RSYN/IRQ14G4HA25H19GPI021/TDM0TSYN | F14 | V _{DD} | H8 | PGTA/PUPMWAIT/PGPL4/PPBS |
| F17GPIO20/TDM1RDATH11ARTRYF18GPIO18/TDM1RSYN/DREQ2H12AACKF19GPIO16/TDM1TCLK/DONE1/DRACK1H13DBB/IRQ5F20GPIO11/TDM2TDAT/IRQ9/ETHRX_ER/ETHTXDH14HTAF21GPIO14/TDM2RDAT/IRQ12/ETHRXD0/NCH15VDDF22GPIO19/TDM1RCLK/DACK2H16TT4/CS7G2HA24H17CS4G3HA27H18GPIO24/TDM0RSYN/IRQ14G4HA25H19GPIO21/TDM0TSYN | F15 | ETHRX_CLK/ETHSYNC_IN | H9 | V _{DD} |
| F18GPIO18/TDM1RSYN/DREQ2H12ÄACKF19GPIO16/TDM1TCLK/DONE1/DRACK1H13DBB/IRQ5F20GPIO11/TDM2TDAT/IRQ9/ETHRX_ER/ETHTXDH14HTAF21GPIO14/TDM2RDAT/IRQ12/ETHRXD0/NCH15VDDF22GPIO19/TDM1RCLK/DACK2H16TT4/CS7G2HA24H17CS4G3HA27H18GPIO24/TDM0RSYN/IRQ14G4HA25H19GPIO21/TDM0TSYN | F16 | ETHTX_CLK/ETHREF_CLK/ETHCLOCK | H10 | BM1/TC1/BNKSEL1 |
| F19GPI016/TDM1TCLK/DONE1/DRACK1H13DBB/IRQ5F20GPI011/TDM2TDAT/IRQ9/ETHRX_ER/ETHTXDH14HTAF21GPI014/TDM2RDAT/IRQ12/ETHRXD0/NCH15VDDF22GPI019/TDM1RCLK/DACK2H16TT4/CS7G2HA24H17CS4G3HA27H18GPI024/TDM0RSYN/IRQ14G4HA25H19GPI021/TDM0TSYN | F17 | GPIO20/TDM1RDAT | H11 | ARTRY |
| F20GPI011/TDM2TDAT/IRQ9/ETHRX_ER/ETHTXDH14HTAF21GPI014/TDM2RDAT/IRQ12/ETHRXD0/NCH15VDDF22GPI019/TDM1RCLK/DACK2H16TT4/CS7G2HA24H17CS4G3HA27H18GPI024/TDM0RSYN/IRQ14G4HA25H19GPI021/TDM0TSYN | F18 | GPIO18/TDM1RSYN/DREQ2 | H12 | AACK |
| F21GPI014/TDM2RDAT/IRQ12/ETHRXD0/NCH15VDDF22GPI019/TDM1RCLK/DACK2H16TT4/CS7G2HA24H17CS4G3HA27H18GPI024/TDM0RSYN/IRQ14G4HA25H19GPI021/TDM0TSYN | F19 | GPIO16/TDM1TCLK/DONE1/DRACK1 | H13 | DBB/IRQ5 |
| F22 GPIO19/TDM1RCLK/DACK2 H16 TT4/CS7 G2 HA24 H17 CS4 G3 HA27 H18 GPIO24/TDM0RSYN/IRQ14 G4 HA25 H19 GPIO21/TDM0TSYN | F20 | GPIO11/TDM2TDAT/IRQ9/ETHRX_ER/ETHTXD | H14 | HTA |
| G2 HA24 H17 CS4 G3 HA27 H18 GPIO24/TDM0RSYN/IRQ14 G4 HA25 H19 GPIO21/TDM0TSYN | F21 | GPIO14/TDM2RDAT/IRQ12/ETHRXD0/NC | H15 | V _{DD} |
| G3 HA27 H18 GPIO24/TDM0RSYN/IRQ14 G4 HA25 H19 GPIO21/TDM0TSYN | F22 | GPIO19/TDM1RCLK/DACK2 | H16 | TT4/CS7 |
| G4 HA25 H19 GPIO21/TDM0TSYN | G2 | HA24 | H17 | CS4 |
| | G3 | HA27 | H18 | GPIO24/TDM0RSYN/IRQ14 |
| G5 HA23 H20 V _{DD} | G4 | HA25 | H19 | GPIO21/TDM0TSYN |
| | G5 | HA23 | H20 | V _{DD} |

Table 1. MSC8122 Signal Listing by Ball Designator (continued)

| Des. | Signal Name | Des. | Signal Name |
|------|-----------------------|------|------------------|
| H21 | V _{DDH} | K15 | V _{DD} |
| H22 | A31 | K16 | TT2/CS5 |
| J2 | HA18 | K17 | ALE |
| J3 | HA26 | K18 | CS2 |
| J4 | V _{DD} | K19 | GND |
| J5 | HA13 | K20 | A26 |
| J6 | GND | K21 | A29 |
| J7 | PSDAMUX/PGPL5 | K22 | A28 |
| J8 | BADDR27 | L2 | HA12 |
| J9 | V _{DD} | L3 | HA14 |
| J10 | CLKIN | L4 | HA11 |
| J11 | BM2/TC2/BNKSEL2 | L5 | V _{DDH} |
| J12 | DBG | L6 | V _{DDH} |
| J13 | V _{DD} | L7 | BADDR28 |
| J14 | GND | L8 | IRQ5/BADDR29 |
| J15 | V _{DD} | L9 | GND |
| J16 | TT3/CS6 | L10 | GND |
| J17 | PSDA10/PGPL0 | L14 | GND |
| J18 | BCTL1/CS5 | L15 | V _{DDH} |
| J19 | GPIO23/TDM0TDAT/IRQ13 | L16 | GND |
| J20 | GND | L17 | GND |
| J21 | GPIO25/TDM0RCLK/IRQ15 | L18 | CS3 |
| J22 | A30 | L19 | V _{DDH} |
| K2 | HA15 | L20 | A27 |
| K3 | HA21 | L21 | A25 |
| K4 | HA16 | L22 | A22 |
| K5 | PWE3/PSDDQM3/PBS3 | M2 | HD28 |
| K6 | PWE1/PSDDQM1/PBS1 | M3 | HD31 |
| K7 | POE/PSDRAS/PGPL2 | M4 | V _{DDH} |
| K8 | IRQ2/BADDR30 | M5 | GND |
| K9 | Reserved | M6 | GND |
| K10 | GND | M7 | GND |
| K11 | GND | M8 | V _{DD} |
| K12 | GND | M9 | V _{DDH} |
| K13 | GND | M10 | GND |
| K14 | CLKOUT | M14 | GND |



| Des. | Signal Name | Des. | Signal Name |
|------|-------------------------|------|---|
| M15 | V _{DDH} | P12 | V _{CCSYN} |
| M16 | HBRST | P13 | GND |
| M17 | V _{DDH} | P14 | GND |
| M18 | V _{DDH} | P15 | TA |
| M19 | GND | P16 | BR |
| M20 | V _{DDH} | P17 | TEA |
| M21 | A24 | P18 | PSDVAL |
| M22 | A21 | P19 | DP0/DREQ1/EXT_BR2 |
| N2 | HD26 | P20 | V _{DDH} |
| N3 | HD30 | P21 | GND |
| N4 | HD29 | P22 | A19 |
| N5 | HD24 | R2 | HD18 |
| N6 | PWE2/PSDDQM2/PBS2 | R3 | V _{DDH} |
| N7 | V _{DDH} | R4 | GND |
| N8 | HWBS0/HDBS0/HWBE0/HDBE0 | R5 | HD22 |
| N9 | HBCS | R6 | HWBS6/HDBS6/HWBE6/HDBE6/PWE6/PSDDQM6/PBS6 |
| N10 | GND | R7 | HWBS4/HDBS4/HWBE4/HDBE4/PWE4/PSDDQM4/PBS4 |
| N14 | GND | R8 | TSZ1 |
| N15 | HRDS/HRW/HRDE | R9 | TSZ3 |
| N16 | BG | R10 | IRQ1/GBL |
| N17 | HCS | R11 | V _{DD} |
| N18 | CSO | R12 | V _{DD} |
| N19 | PSDWE/PGPL1 | R13 | V _{DD} |
| N20 | GPIO26/TDM0RDAT | R14 | TT0/HA7 |
| N21 | A23 | R15 | IRQ7/DP7/DREQ4 |
| N22 | A20 | R16 | IRQ6/DP6/DREQ3 |
| P2 | HD20 | R17 | IRQ3/DP3/DREQ2/EXT_BR3 |
| P3 | HD27 | R18 | TS |
| P4 | HD25 | R19 | IRQ2/DP2/DACK2/EXT_DBG2 |
| P5 | HD23 | R20 | A17 |
| P6 | HWBS3/HDBS3/HWBE3/HDBE3 | R21 | A18 |
| P7 | HWBS2/HDBS2/HWBE2/HDBE2 | R22 | A16 |
| P8 | HWBS1/HDBS1/HWBE1/HDBE1 | T2 | HD17 |
| P9 | HCLKIN | Т3 | HD21 |
| P10 | | | |
| | GND | T4 | HD1/DSISYNC |



| Des. | Signal Name | Des. | Signal Name |
|------|---|------|------------------|
| T6 | HWBS7/HDBS7/HWBE7/HDBE7/PWE7/PSDDQM7/PBS7 | U21 | A12 |
| T7 | HWBS5/HDBS5/HWBE5/HDBE5/PWE5/PSDDQM5/PBS5 | U22 | A13 |
| T8 | TSZ0 | V2 | HD3/MODCK1 |
| Т9 | TSZ2 | V3 | V _{DDH} |
| T10 | TBST | V4 | GND |
| T11 | V _{DD} | V5 | D0 |
| T12 | D16 | V6 | D1 |
| T13 | TT1 | V7 | D4 |
| T14 | D21 | V8 | D5 |
| T15 | D23 | V9 | D7 |
| T16 | IRQ5/DP5/DACK4/EXT_BG3 | V10 | D10 |
| T17 | IRQ4/DP4/DACK3/EXT_DBG3 | V11 | D12 |
| T18 | IRQ1/DP1/DACK1/EXT_BG2 | V12 | D13 |
| T19 | D30 | V13 | D18 |
| T20 | GND | V14 | D20 |
| T21 | A15 | V15 | GND |
| T22 | A14 | V16 | D24 |
| U2 | HD16 | V17 | D27 |
| U3 | HD19 | V18 | D29 |
| U4 | HD2/DSI64 | V19 | A8 |
| U5 | D2 | V20 | A9 |
| U6 | D3 | V21 | A10 |
| U7 | D6 | V22 | A11 |
| U8 | D8 | W2 | HD6 |
| U9 | D9 | W3 | HD5/CNFGS |
| U10 | D11 | W4 | HD4/MODCK2 |
| U11 | D14 | W5 | GND |
| U12 | D15 | W6 | GND |
| U13 | D17 | W7 | V _{DDH} |
| U14 | D19 | W8 | V _{DDH} |
| U15 | D22 | W9 | GND |
| U16 | D25 | W10 | HDST1/HA10 |
| U17 | D26 | W11 | HDST0/HA9 |
| U18 | D28 | W12 | V _{DDH} |
| U19 | D31 | W13 | GND |
| U20 | V _{DDH} | W14 | HD40/D40/ETHRXD0 |



| Des. | Signal Name | Des. | Signal Name |
|------|---------------------------|------|-----------------------------|
| W15 | V _{DDH} | AA9 | V _{DDH} |
| W16 | HD33/D33/reserved | AA10 | HD54/D54/ETHTX_EN |
| W17 | V _{DDH} | AA11 | HD52/D52 |
| W18 | HD32/D32/reserved | AA12 | V _{DDH} |
| W19 | GND | AA13 | GND |
| W20 | GND | AA14 | V _{DDH} |
| W21 | Α7 | AA15 | HD46/D46/ETHTXT0 |
| W22 | A6 | AA16 | GND |
| Y2 | HD7 | AA17 | HD42/D42/ETHRXD2/reserved |
| Y3 | HD15 | AA18 | HD38/D38/reserved |
| Y4 | V _{DDH} | AA19 | HD35/D35/reserved |
| Y5 | HD9 | AA20 | A0 |
| Y6 | V _{DD} | AA21 | A2 |
| Y7 | HD60/D60/ETHCOL/reserved | AA22 | A3 |
| Y8 | HD58/D58/ETHMDC | AB2 | GND |
| Y9 | GND | AB3 | HD13 |
| Y10 | V _{DDH} | AB4 | HD11 |
| Y11 | HD51/D51 | AB5 | HD8 |
| Y12 | GND | AB6 | HD62/D62 |
| Y13 | V _{DDH} | AB7 | HD61/D61 |
| Y14 | HD43/D43/ETHRXD3/reserved | AB8 | HD57/D57/ETHRX_ER |
| Y15 | GND | AB9 | HD56/D56/ETHRX_DV/ETHCRS_DV |
| Y16 | V _{DDH} | AB10 | HD55/D55/ETHTX_ER/reserved |
| Y17 | GND | AB11 | HD53/D53 |
| Y18 | HD37/D37/reserved | AB12 | HD50/D50 |
| Y19 | HD34/D34/reserved | AB13 | HD49/D49/ETHTXD3/reserved |
| Y20 | V _{DDH} | AB14 | HD48/D48/ETHTXD2/reserved |
| Y21 | A4 | AB15 | HD47/D47/ETHTXD1 |
| Y22 | A5 | AB16 | HD45/D45 |
| AA2 | V _{DD} | AB17 | HD44/D44 |
| AA3 | HD14 | AB18 | HD41/D41/ETHRXD1 |
| AA4 | HD12 | AB19 | HD39/D39/reserved |
| AA5 | HD10 | AB20 | HD36/D36/reserved |
| AA6 | HD63/D63 | AB21 | A1 |
| AA7 | HD59/D59/ETHMDIO | AB22 | V _{DD} |
| AA8 | GND | | |

Electrical Characteristics

2 Electrical Characteristics

This document contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications. For additional information, see the *MSC8122 Reference Manual*.

2.1 Maximum Ratings

CAUTION

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, normal precautions should be taken to avoid exceeding maximum voltage ratings. Reliability is enhanced if unused inputs are tied to an appropriate logic voltage level (for example, either GND or V_{DD}).

In calculating timing requirements, adding a maximum value of one specification to a minimum value of another specification does not yield a reasonable sum. A maximum specification is calculated using a worst case variation of process parameter values in one direction. The minimum specification is calculated using the worst case for the same parameters in the opposite direction. Therefore, a "maximum" value for a specification never occurs in the same device with a "minimum" value for another specification; adding a maximum to a minimum represents a condition that can never exist.

Table 2 describes the maximum electrical ratings for the MSC8122.

| V _{DD} V _{DDH} | -0.2 to 1.6 | V |
|-------------------------------------|----------------|--|
| V _{DDH} | 0.0 += 1.0 | |
| | -0.2 to 4.0 | V |
| V _{IN} | -0.2 to 4.0 | V |
| T _J | 90 105 0 | ວ° ວ° ວ° ວ° |
| T _{STG} | -55 to +150 | °C |
| | TJ | 90 105 T _J 0 -40 T _{STG} -55 to +150 |

3. Section 3.5, Thermal Considerations includes a formula for computing the chip junction temperature (T_{ij}) .



rical Characteristics

2.2 Recommended Operating Conditions

Table 3 lists recommended operating conditions. Proper device operation outside of these conditions is not guaranteed.

| Rating | Symbol | Value | Unit |
|---|---------------------------------------|--|-------------|
| Core and PLL supply voltage: • Standard — 400 MHz — 500 MHz • Reduced (300 and 400 MHz) | V _{DD} V _{CCSYN} | 1.14 to 1.26 1.16 to 1.24 1.07 to 1.13 | V V V |
| I/O supply voltage | V _{DDH} | 3.135 to 3.465 | V |
| Input voltage | V _{IN} | –0.2 to V _{DDH} +0.2 | V |
| Operating temperature range: • Standard • Extended | T _J T _J | 0 to 90 -40 to 105 | ℃ ℃ |

2.3 Thermal Characteristics

Table 4 describes thermal characteristics of the MSC8122 for the FC-PBGA packages.

| | | | FC- 20 × 1 | | | |
|--|---|------------------|-----------------------|-------------------------------|------|--|
| Characteristic | | Symbol | Natural Convection | 200 ft/min (1 m/s) airflow | Unit | |
| Junction-to-a | imbient ^{1, 2} | R _{θJA} | 26 | 21 | °C/W | |
| Junction-to-a | imbient, four-layer board ^{1, 3} | R _{θJA} | 19 | 15 | °C/W | |
| Junction-to-board (bottom) ⁴ | | R _{θJB} | 9 | | °C/W | |
| Junction-to-case ⁵ | | R _{θJC} | 0.9 | | °C/W | |
| Junction-to-package-top ⁶ | | Ψ _{JT} | 1 | | °C/W | |
| Notes: 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance. 2. Per SEMI G38-87 and JEDEC JESD51-2 with the single layer board horizontal. 3. Per JEDEC JESD51-6 with the board horizontal. 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD 51-8. Board temperature is measured on the top surface of the board near the package. 5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method) | | | | | | |

Thermal characterization parameter indicating the temperature difference between package top and the junction temperature

Table 4. Thermal Characteristics for the MSC8122

Section 3.5, *Thermal Considerations* provides a detailed explanation of these characteristics.

6.

per JEDEC JESD51-2.

Electrical Characteristics

2.4 DC Electrical Characteristics

This section describes the DC electrical characteristics for the MSC8122. The measurements in **Table 5** assume the following system conditions:

- $T_A = 25 \ ^{\circ}C$
- V_{DD} =
 - 300/400 MHz 1.1 V nominal = 1.07–1.13 V_{DC}
 - 400 MHz 1.2 V nominal = 1.14–1.26 V_{DC}
 - 500 MHz 1.2 V nominal = 1.16–1.24 V_{DC}
- $V_{\text{DDH}} = 3.3 \text{ V} \pm 5\% \text{ V}_{DC}$
- GND = $0 V_{DC}$

Note: The leakage current is measured for nominal V_{DDH} and V_{DD} .


| Characteristic | Symbol | Min | Typical | Max | Unit |
|--|--------------------------------------|------|--------------------------------------|-------|----------|
| Input high voltage ¹ , all inputs except CLKIN | V _{IH} | 2.0 | _ | 3.465 | V |
| Input low voltage ¹ | V _{IL} | GND | 0 | 0.8 | V |
| CLKIN input high voltage | V _{IHC} | 2.4 | 3.0 | 3.465 | V |
| CLKIN input low voltage | V _{ILC} | GND | 0 | 0.8 | V |
| Input leakage current, V _{IN} = V _{DDH} | I _{IN} | -1.0 | 0.09 | 1 | μA |
| Tri-state (high impedance off state) leakage current, $V_{IN} = V_{DDH}$ | I _{OZ} | -1.0 | 0.09 | 1 | μA |
| Signal low input current, $V_{IL} = 0.8 V^2$ | ١L | -1.0 | 0.09 | 1 | μA |
| Signal high input current, $V_{IH} = 2.0 V^2$ | Ι _Η | -1.0 | 0.09 | 1 | μA |
| Output high voltage, I _{OH} = -2 mA, except open drain pins | V _{OH} | 2.0 | 3.0 | _ | V |
| Output low voltage, I _{OL} = 3.2 mA | V _{OL} | _ | 0 | 0.4 | V |
| V _{CCSYN} PLL supply current | IVCCSYN | — | 2 | 4 | mA |
| Internal supply current: Wait mode Stop mode | I _{DDW} I _{DDS} | | 375 ³ 290 ³ | | mA mA |
| Typical power 400 MHz at 1.2 V ⁴ | Р | _ | 1.15 | | W |

2. Not tested. Guaranteed by design.

3. Measured for 1.2 V core at 25°C junction temperature.

4. The typical power values were measured using an EFR code with the device running at a junction temperature of 25°C. No peripherals were enabled and the ICache was not enabled. The source code was optimized to use all the ALUs and AGUs and all four cores. It was created using CodeWarrior[®] 2.5. These values are provided as examples only. Power consumption is application dependent and varies widely. To assure proper board design with regard to thermal dissipation and maintaining proper operating temperatures, evaluate power consumption for your application and use the design guidelines in Chapter 4 of this document and in *MSC8102*, *MSC8122*, and *MSC8126 Thermal Management Design Guidelines* (AN2601).





2.5 AC Timings

The following sections include illustrations and tables of clock diagrams, signals, and parallel I/O outputs and inputs. When systems such as DSP farms are developed using the DSI, use a device loading of 4 pF per pin. AC timings are based on a 20 pF load, except where noted otherwise, and a 50 Ω transmission line. For loads smaller than 20 pF, subtract 0.06 ns per pF down to 10 pF load. For loads larger than 20 pF, add 0.06 ns for SIU/Ethernet/DSI delay and 0.07 ns for GPIO/TDM/timer delay. When calculating overall loading, also consider additional RC delay.

2.5.1 Output Buffer Impedances

Table 6. Output Buffer Impedances

| Output Buffers | Typical Impedance (Ω) | | | |
|---|-----------------------|--|--|--|
| System bus | 50 | | | |
| Memory controller | 50 | | | |
| Parallel I/O | 50 | | | |
| Note: These are typical values at 65°C. The impedance may vary by ±25% depending on device process and operating temperature. | | | | |

2.5.2 Start-Up Timing

Starting the device requires coordination among several input sequences including clocking, reset, and power. **Section 2.5.3** describes the clocking characteristics. **Section 2.5.4** describes the reset and power-up characteristics. You must use the following guidelines when starting up an MSC8122 device:

- **PORESET** and **TRST** must be asserted externally for the duration of the power-up sequence. See **Table 11** for timing.
- If possible, bring up the V_{DD} and V_{DDH} levels together. For designs with separate power supplies, bring up the V_{DD} levels and then the V_{DDH} levels (see **Figure 7**).
- CLKIN should start toggling at least 16 cycles (starting after V_{DDH} reaches its nominal level) before PORESET deassertion to guarantee correct device operation (see Figure 6 and Figure 7).
- CLKIN must not be pulled high during V_{DDH} power-up. CLKIN can toggle during this period.
- **Note:** See Section 3.1 for start-up sequencing recommendations and Section 3.2 for power supply design recommendations.

The following figures show acceptable start-up sequence examples. Figure 6 shows a sequence in which V_{DD} and V_{DDH} are raised together. Figure 7 shows a sequence in which V_{DDH} is raised after V_{DD} and CLKIN begins to toggle as V_{DDH} rises.






Figure 6. Start-Up Sequence: V_{DD} and V_{DDH} Raised Together




Figure 7. Start-Up Sequence: V_{DD} Raised Before V_{DDH} with CLKIN Started with V_{DDH}



In all cases, the power-up sequence must follow the guidelines shown in Figure 8.




Figure 8. Power-Up Sequence for V_{DDH} and V_{DD}/V_{CCSYN}

The following rules apply:

- During time interval A, V_{DDH} should always be equal to or less than the V_{DD}/V_{CCSYN} voltage level. The duration of interval A should be kept below 10 ms.
- 2. The duration of timing interval B should be kept as small as possible and less than 10 ms.

2.5.3 Clock and Timing Signals

The following sections include a description of clock signal characteristics. **Table 7** shows the maximum frequency values for internal (Core, Reference, Bus, and DSI) and external (CLKIN and CLKOUT) clocks. The user must ensure that maximum frequency values are not exceeded.

| Table 7. | Maximum | Frequencies |
|----------|---------|-------------|
|----------|---------|-------------|

| Characteristic | Maximum in MHz | | |
|--|--|--|--|
| Core frequency | 300/400/500 | | |
| Reference frequency (REFCLK) | 100/133/166 | | |
| Internal bus frequency (BLCK) | 100/133/166 | | |
| DSI clock frequency (HCLKIN) | | | |
| Core frequency = 300 MHz | $HCLKIN \le (min\{70 MHz, CLKOUT\})$ | | |
| Core frequency = 400/500 MHz | $HCLKIN \leq (min\{100 \text{ MHz}, CLKOUT\})$ | | |
| External clock frequency (CLKIN or CLKOUT) | 100/133/166 | | |

| Table 8. | Clock | Frequencies |
|----------|-------|-------------|
|----------|-------|-------------|

| Oh ann a tarria tia a | | 300 MHz Device | | 400 MHz Device | | 500 MHz Device | |
|--|---------------------|----------------|-----|----------------|-------|----------------|-------|
| Characteristics | Symbol | Min | Мах | Min | Мах | Min | Max |
| CLKIN frequency | F _{CLKIN} | 20 | 100 | 20 | 133.3 | 20 | 166.7 |
| BCLK frequency | F _{BCLK} | 40 | 100 | 40 | 133.3 | 40 | 166.7 |
| Reference clock (REFCLK) frequency | F _{REFCLK} | 40 | 100 | 40 | 133.3 | 40 | 166.7 |
| Output clock (CLKOUT) frequency | F _{CLKOUT} | 40 | 100 | 40 | 133.3 | 40 | 166.7 |
| SC140 core clock frequency | F _{CORE} | 200 | 300 | 200 | 400 | 200 | 500 |
| Note: The rise and fall time of external clocks should be 3 ns maximum | | | | | | | |



| Characteristic | Min | Max | Unit | |
|--|-----|-------------|------|--|
| Phase jitter between BCLK and CLKIN | — | 0.3 | ns | |
| CLKIN frequency | 20 | see Table 8 | MHz | |
| CLKIN slope | — | 3 | ns | |
| CLKIN period jitter ¹ | — | 150 | ps | |
| CLKIN jitter spectrum | 150 | — | KHz | |
| PLL input clock (after predivider) | 20 | 100 | MHz | |
| PLL output frequency (VCO output) | 800 | | MHz | |
| 300 MHz core | | 1200 | MHz | |
| 400 MHz core | | 1600 | MHz | |
| • 500 MHz core | | 2000 | MHz | |
| CLKOUT frequency jitter ¹ | — | 200 | ps | |
| CLKOUT phase jitter ¹ with CLKIN phase jitter of ±100 ps. | — | 500 | ps | |
| Notes: 1. Peak-to-peak. 2. Not tested. Guaranteed by design. | · | | | |

2.5.4 Reset Timing

The MSC8122 has several inputs to the reset logic:

- Power-on reset (PORESET)
- External hard reset (HRESET)
- External soft reset (SRESET)
- Software watchdog reset
- Bus monitor reset
- Host reset command through JTAG

All MSC8122 reset sources are fed into the reset controller, which takes different actions depending on the source of the reset. The reset status register indicates the most recent sources to cause a reset. **Table 10** describes the reset sources.

Table 10. Reset Sources

| Name | Direction | Description |
|--|---------------|---|
| Power-on reset (PORESET) | Input | Initiates the power-on reset flow that resets the MSC8122 and configures various attributes of the <u>MSC8122</u> . On <u>PORESET</u> , the entire MSC8122 device is reset. SPLL states is reset, <u>HRESET</u> and <u>SRESET</u> are driven, the SC140 extended cores are reset, and system configuration is sampled. The clock mode (MODCK bits), reset configuration mode, boot mode, Chip ID, and use of either a DSI 64 bits port or a System Bus 64 bits port are configured only when <u>PORESET</u> is asserted. |
| External hard reset (HRESET) | Input/ Output | Initiates the hard reset flow that configures various attributes of the MSC8122. While HRESET is asserted, SRESET is also asserted. HRESET is an open-drain pin. Upon hard reset, HRESET and SRESET are driven, the SC140 extended cores are reset, and system configuration is sampled. The most configurable features are reconfigured. These features are defined in the 32-bit hard reset configuration word described in <i>Hard Reset Configuration Word</i> section of the <i>Reset</i> chapter in the <i>MSC8122 Reference Manual</i> . |
| External soft reset (SRESET) | Input/ Output | Initiates the soft reset flow. The MSC8122 detects an external assertion of SRESET only if it occurs while the MSC8122 is not asserting reset. SRESET is an open-drain pin. Upon soft reset, SRESET is driven, the SC140 extended cores are reset, and system configuration is maintained. |
| Software watchdog reset | Internal | When the MSC8122 watchdog count reaches zero, a software watchdog reset is signalled. The enabled software watchdog event then generates an internal hard reset sequence. |
| Bus monitor reset | Internal | When the MSC8122 bus monitor count reaches zero, a bus monitor hard reset is asserted. The enabled bus monitor event then generates an internal hard reset sequence. |
| Host reset command through the TAP | Internal | When a host reset command is written through the Test Access Port (TAP), the TAP logic asserts the soft reset signal and an internal soft reset sequence is generated. |

rical Characteristics

Table 11 summarizes the reset actions that occur as a result of the different reset sources.

| Reset Action/Reset Source | Power-On <u>Reset</u> (PORESET) | Reset Hard Reset (HRESET) | | Soft Reset (SRESET) | | |
|---|---------------------------------------|---|----------|---|--|--|
| Reset Action/Reset Source | External only | External or Internal (Software Watchdog or Bus Monitor) | External | JTAG Command: EXTEST, CLAMP, or HIGHZ | | |
| Configuration pins sampled (Refer to Section 2.5.4.1 for details). | Yes | No | No | No | | |
| SPLL state reset | Yes | No | No | No | | |
| System reset configuration write through the DSI | Yes | No | No | No | | |
| System reset configuration write though the system bus | Yes | Yes | No | No | | |
| HRESET driven | Yes | Yes | No | No | | |
| SIU registers reset | Yes | Yes | No | No | | |
| IPBus modules reset (TDM, UART, Timers, DSI, IPBus master, GIC, HS, and GPIO) | Yes | Yes | Yes | Yes | | |
| SRESET driven | Yes | Yes | Yes | Depends on command | | |
| SC140 extended cores reset | Yes | Yes | Yes | Yes | | |
| MQBS reset | Yes | Yes | Yes | Yes | | |

Table 11. Reset Actions for Each Reset Source

2.5.4.1 Power-On Reset (PORESET) Pin

Asserting $\overrightarrow{PORESET}$ initiates the power-on reset flow. $\overrightarrow{PORESET}$ must be asserted externally for at least 16 CLKIN cycles after V_{DD} and V_{DDH} are both at their nominal levels.

2.5.4.2 Reset Configuration

The MSC8122 has two mechanisms for writing the reset configuration:

- Through the direct slave interface (DSI)
- Through the system bus. When the reset configuration is written through the system bus, the MSC8122 acts as a configuration master or a configuration slave. If configuration slave is selected, but no special configuration word is written, a default configuration word is applied.

Fourteen signal levels (see **Chapter 1** for signal description details) are sampled on **PORESET** deassertion to define the Reset Configuration Mode and boot and operating conditions:

- RSTCONF
- CNFGS
- DSISYNC
- DSI64
- CHIP_ID[0-3]
- BM[0–2]
- SWTE
- MODCK[1-2]




2.5.4.3 Reset Timing Tables

Table 12 and Figure 9 describe the reset timing for a reset configuration write through the direct slave interface (DSI) or through the system bus.

| No. | Characteristics | Expression | Min | Max | Unit |
|-------|---|--|-------------------------|-----------------------|----------------------|
| 1 | Required external PORESET duration minimum • CLKIN = 20 MHz • CLKIN = 100 MHz (300 MHz core) • CLKIN = 133 MHz (400 MHz core) • CLKIN = 166 MHz (500 MHz core) | 16/CLKIN | 800 160 120 96 | | ns ns ns ns |
| 2 | Delay from deassertion of external PORESET to deassertion of internal PORESET • CLKIN = 20 MHz to 166 MHz | 1024/CLKIN | 6.17 | 51.2 | μs |
| 3 | Delay from de-assertion of internal PORESET to SPLL lock CLKIN = 20 MHz (RDF = 1) CLKIN = 100 MHz (RDF = 1) (300 MHz core) CLKIN = 133 MHz (RDF = 2) (400 MHz core) CLKIN = 166 MHz (RDF = 2) (500 MHz core) | 6400/(CLKIN/RDF) (PLL reference clock-division factor) | 320 64 96 77 | 320 64 96 77 | hs hs hs |
| 5 | Delay from SPLL to HRESET deassertion REFCLK = 40 MHz to 166 MHz | 512/REFCLK | 3.08 | 12.8 | μs |
| 6 | Delay from SPLL lock to SRESET deassertion REFCLK = 40 MHz to 166 MHz | 515/REFCLK | 3.10 | 12.88 | μs |
| 7 | Setup time from assertion of RSTCONF, CNFGS, DSISYNC, DSI64, CHIP_ID[0–3], BM[0–2], SWTE, and MODCK[1–2] before deassertion of PORESET | | 3 | _ | ns |
| 8 | Hold time from deassertion of PORESET to deassertion of RSTCONF, CNFGS, DSISYNC, DSI64, CHIP_ID[0–3], BM[0–2], SWTE, and MODCK[1–2] | | 5 | — | ns |
| Note: | Timings are not tested, but are guaranteed by design. | | • | • | • |

 Table 12. Timing for a Reset Configuration Write through the DSI or System Bus



MSC8122 Quad Digital Signal Processor Data Sheet, Rev. 16

Freescale Semiconductor



rical Characteristics

2.5.5 System Bus Access Timing

2.5.5.1 Core Data Transfers

Generally, all MSC8122 bus and system output signals are driven from the rising edge of the reference clock (REFCLK). The REFCLK is the CLKIN signal. Memory controller signals, however, trigger on four points within a REFCLK cycle. Each cycle is divided by four internal ticks: T1, T2, T3, and T4. T1 always occurs at the rising edge of REFCLK (and T3 at the falling edge), but the spacing of T2 and T4 depends on the PLL clock ratio selected, as **Table 13** shows.

| BCLK/SC140 clock | Tick Spacing | g (T1 Occurs at the Rising Edg | e of REFCLK) |
|---------------------|--------------|--------------------------------|--------------|
| BCLN/SC140 Clock | T2 | Т3 | T4 |
| 1:4, 1:6, 1:8, 1:10 | 1/4 REFCLK | 1/2 REFCLK | 3/4 REFCLK |
| 1:3 | 1/6 REFCLK | 1/2 REFCLK | 4/6 REFCLK |
| 1:5 | 2/10 REFCLK | 1/2 REFCLK | 7/10 REFCLK |

Table 13. Tick Spacing for Memory Controller Signals

Figure 10 is a graphical representation of Table 13.




Figure 10. Internal Tick Spacing for Memory Controller Signals



The UPM machine and GPCM machine outputs change on the internal tick selected by the memory controller configuration. The AC timing specifications are relative to the internal tick. SDRAM machine outputs change only on the REFCLK rising edge.

| | | <u>۱</u> | Value for Bus Speed in MHz | | | | | |
|-----------------|--|------------------------------|------------------------------|------------------------------|---------------------------|----------|--|--|
| | | R | ef = CLK | IN | Ref = CLKOUT | | | |
| No. | Characteristic | 1.1 V | 1.2 V | 1.2 V | 1.2 V | Units | | |
| | | 100/ 133 | 133 | 166 | 133 | | | |
| 10 | Hold time for all signals after the 50% level of the REFCLK rising edge | 0.5 | 0.5 | 0.5 | 0.5 | ns | | |
| 11a | ARTRY/ABB set-up time before the 50% level of the REFCLK rising edge | 3.1 | 3.0 | 3.0 | 3.0 | ns | | |
| 11b | DBG/DBB/BG/BR/TC set-up time before the 50% level of the REFCLK rising edge | 3.6 | 3.3 | 3.3 | 3.3 | ns | | |
| 11c | AACK set-up time before the 50% level of the REFCLK rising edge | 3.0 | 2.9 | 2.9 | 2.9 | ns | | |
| 11d | TA/TEA/PSDVAL set-up time before the 50% level of the REFCLK rising edge | 0.5 | | | | | | |
| | Data-pipeline modeNon-pipeline mode | 3.5 4.4 | 3.4 4.0 | 3.4 4.0 | 3.4 4.0 | ns ns | | |
| 12 | Data bus set-up time before REFCLK rising edge in Normal mode Data-pipeline mode Non-pipeline mode | 1.9 4.2 | 1.8 4.0 | 1.7 4.0 | 1.8 4.0 | ns ns | | |
| 13 ¹ | Data bus set-up time before the 50% level of the REFCLK rising edge in ECC and PARITY modes • Data-pipeline mode • Non-pipeline mode | 2.0 8.2 | 2.0 7.3 | 2.0 7.3 | 2.0 7.3 | ns ns | | |
| 14 ¹ | DP set-up time before the 50% level of the REFCLK rising edge Data-pipeline mode Non-pipeline mode | 2.0 7.9 | 2.0 6.1 | 2.0 6.1 | 2.0 6.1 | ns ns | | |
| 15a | TS and Address bus set-up time before the 50% level of the REFCLK rising edge • Extra cycle mode (SIUBCR[EXDD] = 0) • No extra cycle mode (SIUBCR[EXDD] = 1) | 4.2 5.5 | 3.8 5.0 | 3.8 5.0 | 3.8 5.0 | ns ns | | |
| 15b | Address attributes: TT/TBST/TSZ/GBL set-up time before the 50% level of the REFCLK rising edge • Extra cycle mode (SIUBCR[EXDD] = 0) • No extra cycle mode (SIUBCR[EXDD] = 1) | 3.7 4.8 | 3.5 4.4 | 3.5 4.4 | 3.5 4.4 | ns ns | | |
| 16 | PUPMWAIT signal set-up time before the 50% level of the REFCLK rising edge | 3.7 | 3.7 | 3.7 | 3.7 | ns | | |
| 17 | IRQx setup time before the 50% level; of the REFCLK rising edge ³ | 4.0 | 4.0 | 4.0 | 4.0 | ns | | |
| 18 | IRQx minimum pulse width ³ | 6.0 + T _{REFCLK} | 6.0 + T _{REFCLK} | 6.0 + T _{REFCLK} | 6.0 + T _{REFCLK} | ns | | |
| Notes: | Timings specifications 13 and 14 in non-pipeline mode are more r Values are measured from the 50% TTL transition level relative to Guaranteed by design. | | | | • | | | |

Table 14. AC Timing for SIU Inputs

| | | V | alue for | Bus Spe | ed in MHz ³ | |
|-----------------|---|---------------|--------------|-------------|------------------------|----------|
| | | R | ef = CLK | IN | Ref = CLKOUT | |
| No. | Characteristic | | 1.2 V | 1.2 V | 1.2 V | Units |
| | | 100/ 133 | 133 | 166 | 100/133 | |
| 30 ² | Minimum delay from the 50% level of the REFCLK for all signals | 0.9 | 0.8 | 0.8 | 1.0 | ns |
| 31 | PSDVAL/TEA/TA max delay from the 50% level of the REFCLK rising edge | 6.0 | 4.9 | 4.9 | 5.8 | ns |
| 32a | Address bus max delay from the 50% level of the REFCLK rising edge Multi-master mode (SIUBCR[EBM] = 1) Single-master mode (SIUBCR[EBM] = 0) | 6.4 5.3 | 5.5 4.2 | 5.5 3.9 | 6.4 5.1 | ns ns |
| 32b | Address attributes: TT[0–1]/TBST/TSZ/GBL max delay from the 50% level of the REFCLK rising edge | 6.4 | 5.1 | 5.1 | 6.0 | ns |
| 32c | Address attributes: TT[2–4]/TC max delay from the 50% level of the REFCLK rising edge | 6.9 | 5.7 | 5.7 | 6.6 | ns |
| 32d | BADDR max delay from the 50% level of the REFCLK rising edge | 5.2 | 4.2 | 4.2 | 5.1 | ns |
| 33a | Data bus max delay from the 50% level of the REFCLK rising edgeData-pipeline modeNon-pipeline mode | 4.8 7.1 | 3.9 6.1 | 3.7 6.1 | 4.8 7.0 | ns ns |
| 33b | DP max delay from the 50% level of the REFCLK rising edgeData-pipeline modeNon-pipeline mode | 6.0 7.5 | 5.3 6.5 | 5.3 6.5 | 6.2 7.4 | ns ns |
| 34 | Memory controller signals/ALE/CS[0–4] max delay from the 50% level of the REFCLK rising edge | 5.1 | 4.2 | 3.9 | 5.1 | ns |
| 35a | DBG/BG/BR/DBB max delay from the 50% level of the REFCLK rising edge | 6.0 | 4.7 | 4.7 | 5.6 | ns |
| 35b | AACK/ABB/TS/CS[5–7] max delay from the 50% level of the REFCLK rising edge | 5.5 | 4.5 | 4.5 | 5.4 | ns |
| Notes: | Values are measured from the 50% level of the REFCLK rising enwhere otherwise specified. Except for specification 30, which is specified for a 10 pF load, a Decreasing the load results in a timing decrease at the rate of 0.3 | ll timings ir | n this table | e are speci | fied for a 20 pF load. | |

Table 15. AC Timing for SIU Outputs

a timing increase at the rate of 0.15 ns per 5 pF increase in load.
3. The maximum bus frequency depends on the mode:

In 60x-compatible mode connected to another MSC8122 device, the frequency is determined by adding the input and output

 In box-compatible mode connected to another MSC8122 device, the frequency is determined by adding the input and output longest timing values, which results in the total delay for 20 pF output capacitance. You must also account for other influences that can affect timing, such as on-board clock skews, on-board noise delays, and so on.

• In single-master mode, the frequency depends on the timing of the devices connected to the MSC8122.

• To achieve maximum performance on the bus in single-master mode, disable the DBB signal by writing a 1 to the SIUMCR[BDD] bit. See the SIU chapter in the *MSC8122 Reference Manual* for details.

Electrical Characteristics






Figure 11. SIU Timing Diagram



rical Characteristics

2.5.5.2 CLKIN to CLKOUT Skew

Table 17 describes the CLKOUT-to-CLKIN skew timing.

| No. | Characteristic | Min ¹ | Max ¹ | Units |
|--------|---|------------------------|-----------------------|-------|
| 20 | Rise-to-rise skew | | | |
| | • V _{DD} = 1.1 V | 0.0 | 0.95 | ns |
| | • $V_{DD} = 1.2 V$ | 0.0 | 0.85 | ns |
| 21 | Fall-to-fall skew | | | |
| | • V _{DD} = 1.1 V | -1.5 | 1.0 | ns |
| | • $V_{DD} = 1.2 V$ | -0.8 | 1.0 | ns |
| 22 | CLKOUT phase (1.2 V, 133 MHz) | | | |
| | Phase high | 2.8 | _ | ns |
| | Phase low | 2.8 | — | ns |
| 23 | CLKOUT phase (1.1 V, 133 MHz) | | | |
| | Phase high | 2.2 | — | ns |
| | Phase low | 2.2 | — | ns |
| 24 | CLKOUT phase (1.1 V, 100 MHz) | | | |
| | Phase high | 3.3 | _ | ns |
| | Phase low | 3.3 | — | ns |
| Notes: | 1. A positive number indicates that CLKOUT precedes CLKIN, A negative nur | mber indicates that C | LKOUT follows CL | KIN. |
| | 2. Skews are measured in clock mode 29, with a CLKIN:CLKOUT ratio of 1:1. | . The same skew is v | alid for all clock mo | des. |
| | 3. CLKOUT skews are measured using a load of 10 pF. | | | |
| | 4. CLKOUT skews and phase are not measured for 500/166 Mhz parts becau | ise these parts only u | use CLKIN mode. | |

| Table | 16. | CLKC | DUT | Skew |
|-------|-----|------|-----|------|
|-------|-----|------|-----|------|

For designs that use the CLKOUT synchronization mode, use the skew values listed in **Table 16** to adjust the rise-to-fall timing values specified for CLKIN synchronization. **Figure 12** shows the relationship between the CLKOUT and CLKIN timings.



Figure 12. CLKOUT and CLKIN Signals.



2.5.5.3 DMA Data Transfers

Table 17 describes the DMA signal timing.

| No. | Characteristic | Ref = | CLKIN | Ref = C (1.2 V | | Units |
|-----|---|-------|-------|-------------------|-----|-------|
| | | Min | Max | Min | Max | |
| 37 | DREQ set-up time before the 50% level of the falling edge of REFCLK | 5.0 | — | 5.0 | — | ns |
| 38 | DREQ hold time after the 50% level of the falling edge of REFCLK | 0.5 | — | 0.5 | — | ns |
| 39 | DONE set-up time before the 50% level of the rising edge of REFCLK | 5.0 | — | 5.0 | — | ns |
| 40 | DONE hold time after the 50% level of the rising edge of REFCLK | 0.5 | — | 0.5 | — | ns |
| 41 | DACK/DRACK/DONE delay after the 50% level of the REFCLK rising edge | 0.5 | 7.5 | 0.5 | 8.4 | ns |

Table 17. DMA Signals

The DREQ signal is synchronized with REFCLK. To achieve fast response, a synchronized peripheral should assert DREQ according to the timings in **Table 17**. Figure 13 shows synchronous peripheral interaction.




Figure 13. DMA Signals



2.5.6 DSI Timing

The timings in the following sections are based on a 20 pF capacitive load.


2.5.6.1 DSI Asynchronous Mode

| Table [•] | 18. | DSI | Asv | /nchr | ronous | Mode | Timing |
|--------------------|-----|-----|----------|-------|--------|------|--------|
| Iabio | | | <i>,</i> | , | 011040 | mouo | g |

| No. | Characteristics | Min | Max | Unit |
|--------|--|--|--------------------------------------|----------------|
| 100 | Attributes ¹ set-up time before strobe (HWBS[n]) assertion | 1.5 | — | ns |
| 101 | Attributes ¹ hold time after data strobe deassertion | 1.3 | — | ns |
| 102 | Read/Write data strobe deassertion width: • DCR[HTAAD] = 1 | | _ | |
| | — Consecutive access to the same DSI — Different device with DCR[HTADT] = 01 Different device with DCR[UTADT] = 10 | $1.8 + T_{REFCLK}$ 5 + T_{REFCLK} | | ns ns |
| | Different device with DCR[HTADT] = 10 Different device with DCR[HTADT] = 11 DCR[HTAAD] = 0 | $5 + (1.5 \times T_{REFCLK})$ $5 + (2.5 \times T_{REFCLK})$ $1.8 + T_{REFCLK}$ | | ns ns ns |
| 103 | Read data strobe deassertion to output data high impedance | | 8.5 | ns |
| 104 | Read data strobe assertion to output data active from high impedance | 2.0 | _ | ns |
| 105 | Output data hold time after read data strobe deassertion | 2.2 | _ | ns |
| 106 | Read/Write data strobe assertion to HTA active from high impedance | 2.2 | _ | ns |
| 107 | Output data valid to HTA assertion | 3.2 | — | ns |
| 108 | Read/Write data strobe assertion to HTA valid ² 1.1 V core | _ | 7.4 | ns |
| | • 1.2 V core | — | 6.7 | ns |
| 109 | Read/Write data strobe deassertion to output \overline{HTA} high impedance. (DCR[HTAAD] = 0, \overline{HTA} at end of access released at logic 0) | — | 6.5 | ns |
| 110 | Read/Write data strobe deassertion to output HTA deassertion. (DCR[HTAAD] = 1, HTA at end of access released at logic 1) | _ | 6.5 | ns |
| 111 | Read/Write data strobe deassertion to output HTA high impedance. (DCR[HTAAD] = 1, HTA at end of access released at logic 1 | - | | |
| | DCR[HTADT] = 01 | | 5 + T _{REFCLK} | ns |
| | DCR[HTADT] = 10 DCR[HTADT] = 11 | | $5 + (1.5 \times T_{\text{REFCLK}})$ | ns |
| 112 | DCR[HTADT] = 11 Read/Write data strobe assertion width | 10. T | $5 + (2.5 \times T_{REFCLK})$ | ns |
| | | 1.8 + T _{REFCLK} | | ns |
| 201 | Host data input set-up time before write data strobe deassertion | 1.0 | — | ns |
| 202 | Host data input hold time after write data strobe deassertion 1.1 V core | 1.7 | _ | ns |
| | • 1.2 V core | 1.7 | _ | ns |
| Notes: | Attributes refers to the following signals: HCS, HA[11–29], HCID[0– This specification is tested in dual-strobe mode. Timing in single-str All values listed in this table are tested or guaranteed by design. | - | | |



Figure 14 shows DSI asynchronous read signals timing.




Notes: 1. Used for single-strobe mode access.

- **2.** Used for dual-strobe mode access.
- **3.** HTA released at logic 0 (DCR[HTAAD] = 0) at end of access; used with pull-down implementation.
- 4. HTA released at logic 1 (DCR[HTAAD] = 1) at end of access; used with pull-up implementation.

Figure 14. Asynchronous Single- and Dual-Strobe Modes Read Timing Diagram



Figure 15 shows DSI asynchronous write signals timing.




Notes: 1. Used for single-strobe mode access.

- 2. Used for dual-strobe mode access.
- 3. HTA released at logic 0 (DCR[HTAAD] = 0) at end of access; used with pull-down implementation.
- 4. HTA released at logic 1 (DCR[HTAAD] = 1) at end of access; used with pull-up implementation.

Figure 15. Asynchronous Single- and Dual-Strobe Modes Write Timing Diagram

Figure 16 shows DSI asynchronous broadcast write signals timing.








2.5.6.2 DSI Synchronous Mode

Table 19. DSI Inputs in Synchronous Mode

| No. | Characteristic | Expression | 1.1 V Core | | 1.2 V | Core | Units |
|--------|---|------------------------|------------|------|-------|------|-------|
| NO. | Characteristic | Expression | Min | Max | Min | Max | Units |
| 120 | HCLKIN cycle time ^{1,2} | HTC | 10.0 | 55.6 | 10.0 | 55.6 | ns |
| 121 | HCLKIN high pulse width | $(0.5\pm0.1)	imes$ HTC | 4.0 | 33.3 | 4.0 | 33.3 | ns |
| 122 | HCLKIN low pulse width | $(0.5\pm0.1)	imes$ HTC | 4.0 | 33.3 | 4.0 | 33.3 | ns |
| 123 | HA[11–29] inputs set-up time | — | 1.2 | — | 1.2 | _ | ns |
| 124 | HD[0–63] inputs set-up time | — | 0.6 | — | 0.4 | _ | ns |
| 125 | HCID[0–4] inputs set-up time | — | 1.3 | — | 1.3 | _ | ns |
| 126 | All other inputs set-up time | — | 1.2 | — | 1.2 | — | ns |
| 127 | All inputs hold time | — | 1.5 | — | 1.5 | — | ns |
| Notes: | Values are based on a frequency range of 18–100 MH Refer to Table 7 for HCLKIN frequency limits. | z. | | | | | |

Table 20. DSI Outputs in Synchronous Mode

| No. | Characteristic | 1.1 V | Core | 1.2 V | Units | |
|-----|---|-------|------|-------|-------|-------|
| NO. | Characteristic | Min | Max | Min | Max | Units |
| 128 | HCLKIN high to HD[0–63] output active | 2.0 | | 2.0 | _ | ns |
| 129 | HCLKIN high to HD[0–63] output valid | — | 7.6 | _ | 6.3 | ns |
| 130 | HD[0–63] output hold time | 1.7 | — | 1.7 | _ | ns |
| 131 | HCLKIN high to HD[0–63] output high impedance | — | 8.3 | _ | 7.6 | ns |
| 132 | HCLKIN high to HTA output active | 2.2 | - | 2.0 | _ | ns |
| 133 | HCLKIN high to HTA output valid | — | 7.4 | _ | 5.9 | ns |
| 134 | HTA output hold time | 1.7 | _ | 1.7 | _ | ns |
| 135 | HCLKIN high to HTA high impedance | _ | 7.5 | _ | 6.3 | ns |







Freescale Semiconductor




2.5.7 TDM Timing


| Na | Characteristic | F urnessien | 1.1 V Core | | 1.2 V | Core | l lu:ta |
|--------|--|-----------------------|------------|------|-------|------------|---------|
| No. | | Expression | Min | Max | Min | Max | Units |
| 300 | TDMxRCLK/TDMxTCLK | TC ¹ | 16 | — | 16 | | ns |
| 301 | TDMxRCLK/TDMxTCLK high pulse width | $(0.5\pm0.1)	imes TC$ | 7 | — | 7 | — | ns |
| 302 | TDMxRCLK/TDMxTCLK low pulse width | $(0.5\pm0.1)	imes TC$ | 7 | — | 7 | — | ns |
| 303 | TDM receive all input set-up time | | 1.3 | _ | 1.3 | _ | ns |
| 304 | TDM receive all input hold time | | 1.0 | _ | 1.0 | _ | ns |
| 305 | TDMxTCLK high to TDMxTDAT/TDMxRCLK output active ^{2,3} | | 2.8 | _ | 2.8 | — | ns |
| 306 | TDMxTCLK high to TDMxTDAT/TDMxRCLK output | | | 10.0 | — | 8.8 | ns |
| 307 | All output hold time ⁴ | | 2.5 | _ | 2.5 | _ | ns |
| 308 | TDMxTCLK high to TDmXTDAT/TDMxRCLK output high impedance ^{2,3} | | _ | 10.7 | — | 10.5 | ns |
| 309 | TDMxTCLK high to TDMXTSYN output valid ² | | | 9.7 | — | 8.5 | ns |
| 310 | TDMxTSYN output hold time ⁴ | | 2.5 | - | 2.5 | — | ns |
| Notes: | Values are based on a a maximum frequency of 62.5 Devices operating at 300 MHz are limited to a maximu Values are based on 20 pF capacitive load. | | | | | low 62.5 l | MHz. |

Table 21. TDM Timing

3. When configured as an output, TDMxRCLK acts as a second data link. See the MSC8122 Reference Manual for details.

4. Values are based on 10 pF capacitive load.







2.5.8 UART Timing

| No. | Characteristics | Expression | Min | Max | Unit |
|-----|--|--------------------------|-------|-----|------|
| 400 | URXD and UTXD inputs high/low duration | 16 × T _{REFCLK} | 160.0 | — | ns |
| 401 | URXD and UTXD inputs rise/fall time | | | 10 | ns |
| 402 | UTXD output rise/fall time | | | 10 | ns |






Figure 20. UART Input Timing




Figure 21. UART Output Timing



2.5.9 Timer Timing

| No. | Characteristics | Ref = | llmit | |
|-----|--|------------|------------|----------|
| NO. | | Min | Max | Unit |
| 500 | TIMERx frequency | 10.0 | — | ns |
| 501 | TIMERx Input high period | 4.0 | — | ns |
| 502 | TIMERx Output low period | 4.0 | — | ns |
| 503 | TIMERx Propagations delay from its clock input1.1 V core1.2 V core | 3.1 2.8 | 9.5 8.1 | ns ns |






Figure 22. Timer Timing

2.5.10 Ethernet Timing

2.5.10.1 Management Interface Timing

Table 24. Ethernet Controller Management Interface Timing

| No. | Characteristics | Min | Max | Unit |
|-----|---|-----|-----|------|
| 801 | ETHMDIO to ETHMDC rising edge set-up time | 10 | _ | ns |
| 802 | ETHMDC rising edge to ETHMDIO hold time | 10 | | ns |




Figure 23. MDIO Timing Relationship to MDC



2.5.10.2 MII Mode Timing

| No. | Characteristics | Min | Max | Unit |
|-----|--|-----|------|------|
| 803 | ETHRX_DV, ETHRXD[0–3], ETHRX_ER to ETHRX_CLK rising edge set-up time | 3.5 | — | ns |
| 804 | ETHRX_CLK rising edge to ETHRX_DV, ETHRXD[0–3], ETHRX_ER hold time | 3.5 | — | ns |
| 805 | ETHTX_CLK to ETHTX_EN, ETHTXD[0–3], ETHTX_ER output delay | | | |
| | • 1.1 V core | 1 | 14.6 | ns |
| | • 1.2 V core | 1 | 12.6 | ns |






Figure 24. MII Mode Signal Timing

2.5.10.3 RMII Mode

| Table 26 | . RMII Mod | le Signal | Timing |
|----------|------------|-----------|--------|
|----------|------------|-----------|--------|

| No. | Characteristics | | 1.1 V Core | | 1.2 V Core | |
|-----|---|-----|------------|-----|------------|------|
| NO. | | | Max | Min | Max | Unit |
| 806 | ETHTX_EN,ETHRXD[0–1], ETHCRS_DV, ETHRX_ER to ETHREF_CLK rising edge set-up time | 1.6 | | 2 | — | ns |
| 807 | ETHREF_CLK rising edge to ETHRXD[0–1], ETHCRS_DV, ETHRX_ER hold time | 1.6 | _ | 1.6 | — | ns |
| 811 | ETHREF_CLK rising edge to ETHTXD[0–1], ETHTX_EN output delay. | 3 | 12.5 | 3 | 11 | ns |




Figure 25. RMII Mode Signal Timing

MSC8122 Quad Digital Signal Processor Data Sheet, Rev. 16

Freescale Semiconductor



2.5.10.4 SMII Mode

| No. | Characteristics | Min | Max | Unit |
|--------|--|--------------------------------------|--------------------------------------|----------|
| 808 | ETHSYNC_IN, ETHRXD to ETHCLOCK rising edge set-up time | | | ns |
| 809 | ETHCLOCK rising edge to ETHSYNC_IN, ETHRXD hold time | 1.0 | _ | ns |
| 810 | ETHCLOCK rising edge to ETHSYNC, ETHTXD output delay1.1 V core.1.2 V core. | 1.5 ¹ 1.5 ¹ | 6.0 ² 5.0 ² | ns ns |
| Notes: | Measured using a 5 pF load. Measured using a 15 pF load. | | | |






Figure 26. SMII Mode Signal Timing

2.5.11 GPIO Timing

Table 28. GPIO Timing

| No. | Characteristics | | Ref = CLKIN | | Ref = CLKOUT (1.2 V only) | | |
|-----|--|-----|-------------|-----|------------------------------|----|--|
| | | Min | Max | Min | Max | | |
| 601 | REFCLK edge to GPIO out valid (GPIO out delay time) | — | 6.1 | _ | 6.9 | ns | |
| 602 | REFCLK edge to GPIO out not valid (GPIO out hold time) | 1.1 | | 1.3 | _ | ns | |
| 603 | REFCLK edge to high impedance on GPIO out | — | 5.4 | _ | 6.2 | ns | |
| 604 | GPIO in valid to REFCLK edge (GPIO in set-up time) | 3.5 | | 3.7 | | ns | |
| 605 | REFCLK edge to GPIO in not valid (GPIO in hold time) | 0.5 | | 0.5 | _ | ns | |






Figure 27. GPIO Timing

2.5.12 EE Signals

| Table | 29. | EE | Pin | Timing | |
|-------|-----|----|-----|--------|--|
| | | | | | |

| Number | Characteristics Type | | Min |
|--------|----------------------|---------------------------|----------------------|
| 65 | EE0 (input) | Asynchronous | 4 core clock periods |
| 66 | EE1 (output) | Synchronous to Core clock | 1 core clock period |

Notes: 1. The core clock is the SC140 core clock. The ratio between the core clock and CLKOUT is configured during power-on-reset.
 2. Refer to Table 1-4 on page 1-6 for details on EE pin functionality.

Figure 28 shows the signal behavior of the EE pins.




Figure 28. EE Pin Timing

2.5.13 JTAG Signals

Table 30. JTAG Timing

| No. | Characteristics | | All frequencies | |
|-----|---|------|--------------------|-----|
| | | Min | Max | |
| 700 | TCK frequency of operation $(1/(T_{c} \times 4); maximum 25 MHz)$ | 0.0 | 25 | MHz |
| 701 | TCK cycle time | 40.0 | — | ns |
| 702 | TCK clock pulse width measured at V_{M} = 1.6 V | | | |
| | + High | 20.0 | | ns |
| | • Low | 16.0 | — | ns |
| 703 | TCK rise and fall times | 0.0 | 3.0 | ns |

MSC8122 Quad Digital Signal Processor Data Sheet, Rev. 16

Freescale Semiconductor



Table 30. JTAG Timing (continued)

| No. | Characteristics | A freque | Unit | | |
|-------|---|-------------|------|----|--|
| | | | Max | | |
| 704 | Boundary scan input data set-up time | 5.0 | — | ns | |
| 705 | Boundary scan input data hold time | 20.0 | _ | ns | |
| 706 | TCK low to output data valid | 0.0 | 30.0 | ns | |
| 707 | TCK low to output high impedance | 0.0 | 30.0 | ns | |
| 708 | TMS, TDI data set-up time | 5.0 | _ | ns | |
| 709 | TMS, TDI data hold time | 20.0 | _ | ns | |
| 710 | TCK low to TDO data valid | 0.0 | 20.0 | ns | |
| 711 | TCK low to TDO high impedance | 0.0 | 20.0 | ns | |
| 712 | TRST assert time | 100.0 | _ | ns | |
| 713 | TRST set-up time to TCK low | 30.0 | _ | ns | |
| Note: | All timings apply to OnCE module data transfers as well as any other transfers via the JTAG port. | | | | |




Figure 29. Test Clock Input Timing Diagram




Figure 30. Boundary Scan (JTAG) Timing Diagram







Figure 31. Test Access Port Timing Diagram





3 Hardware Design Considerations

The following sections discuss areas to consider when the MSC8122 device is designed into a system.

3.1 Start-up Sequencing Recommendations

Use the following guidelines for start-up and power-down sequences:

- Assert **PORESET** and **TRST** before applying power and keep the signals driven low until the power reaches the required minimum power levels. This can be implemented via weak pull-down resistors.
- CLKIN can be held low or allowed to toggle during the beginning of the power-up sequence. However, CLKIN must start toggling before the deassertion of PORESET and after both power supplies have reached nominal voltage levels.
- If possible, bring up V_{DD}/V_{CCSYN} and V_{DDH} together. If it is not possible, raise V_{DD}/V_{CCSYN} first and then bring up V_{DDH}. V_{DDH} should not exceed V_{DD}/V_{CCSYN} until V_{DD}/V_{CCSYN} reaches its nominal voltage level. Similarly, bring both voltage levels down together. If that is not possible reverse the power-up sequence, with V_{DDH} going down first and then V_{DD}/V_{CCSYN}.
- **Note:** This recommended power sequencing for the MSC8122 is different from the MSC8102. See Section 2.5.2 for start-up timing specifications.

External voltage applied to any input line must not exceed the I/O supply V_{DDH} by more than 0.8 V at any time, including during power-up. Some designs require pull-up voltages applied to selected input lines during power-up for configuration purposes. This is an acceptable exception to the rule. However, each such input can draw up to 80 mA per input pin per device in the system during start-up.

During the power-up sequence, if V_{DD} rises before V_{DDH} (see **Figure 6**), current can pass from the V_{DD} supply through the device ESD protection circuits to the V_{DDH} supply. The ESD protection diode can allow this to occur when V_{DD} exceeds V_{DDH} by more than 0.8 V. Design the power supply to prevent or minimize this effect using one of the following optional methods:

MSC8122 Quad Digital Signal Processor Data Sheet, Rev. 16

Freescale Semiconductor

ware Design Considerations

- Never allow V_{DD} to exceed $V_{DDH} + 0.8V$.
- Design the V_{DDH} supply to prevent reverse current flow by adding a minimum 10 Ω resistor to GND to limit the current. Such a design yields an initial V_{DDH} level of $V_{DD} 0.8$ V before it is enabled.

After power-up, V_{DDH} must not exceed V_{DD}/V_{CCSYN} by more than 2.6 V.

3.2 Power Supply Design Considerations

When used as a drop-in replacement in MSC8102 applications or when implementing a new design, use the guidelines described in *Migrating Designs from the MSC8102 to the MSC8122* (AN2716) and the *MSC8122 Design Checklist* (AN3374 for optimal system performance. *MSC8122 and MSC8126 Power Circuit Design Recommendations and Examples* (AN2937) provides detailed design information. See Section 2.5.2 for start-up timing specifications.

Figure 33 shows the recommended power decoupling circuit for the core power supply. The voltage regulator and the decoupling capacitors should supply the required device current without any drop in voltage on the device pins. The voltage on the package pins should not drop below the minimum specified voltage level even for a very short spikes. This can be achieved by using the following guidelines:

- For the core supply, use a voltage regulator rated at 1.2 V with nominal rating of at least 3 A. This rating does not reflect actual average current draw, but is recommended because it resists changes imposed by transient spikes and has better voltage recovery time than supplies with lower current ratings.
- Decouple the supply using low-ESR capacitors mounted as close as possible to the socket. **Figure 33** shows three capacitors in parallel to reduce the resistance. Three capacitors is a recommended minimum number. If possible, mount at least one of the capacitors directly below the MSC8122 device.




Figure 33. Core Power Supply Decoupling

Each V_{CC} and V_{DD} pin on the MSC8122 device should have a low-impedance path to the board power supply. Similarly, each GND pin should have a low-impedance path to the ground plane. The power supply pins drive distinct groups of logic on the chip. The V_{CC} power supply should have at least four 0.1 µF by-pass capacitors to ground located as closely as possible to the four sides of the package. The capacitor leads and associated printed circuit traces connecting to chip V_{CC} , V_{DD} , and GND should be kept to less than half an inch per capacitor lead. A four-layer board is recommended, employing two inner layers as V_{CC} and GND planes.

All output pins on the MSC8122 have fast rise and fall times. PCB trace interconnection length should be minimized to minimize undershoot and reflections caused by these fast output switching times. This recommendation particularly applies to the address and data buses. Maximum PCB trace lengths of six inches are recommended. For the DSI control signals in synchronous mode, ensure that the layout supports the DSI AC timing requirements and minimizes any signal crosstalk. Capacitance calculations should consider all device loads as well as parasitic capacitances due to the PCB traces. Attention to proper PCB layout and bypassing becomes especially critical in systems with higher capacitive loads because these loads create higher transient currents in the V_{CC} , V_{DD} , and GND circuits. Pull up all unused inputs or signals that will be inputs during reset.

Special care should be taken to minimize the noise levels on the PLL supply pins. There is one pair of PLL supply pins: V_{CCSYN} -GND_{SYN}. To ensure internal clock stability, filter the power to the V_{CCSYN} input with a circuit similar to the one in



Hardware Design Considerations

Figure 34. For optimal noise filtering, place the circuit as close as possible to V_{CCSYN} . The 0.01- μ F capacitor should be closest to V_{CCSYN} , followed by the 10- μ F capacitor, the 10-nH inductor, and finally the 10- Ω resistor to V_{DD} . These traces should be kept short and direct. Provide an extremely low impedance path to the ground plane for GND_{SYN} . Bypass GND_{SYN} to V_{CCSYN} by a 0.01- μ F capacitor located as close as possible to the chip package. For best results, place this capacitor on the backside of the PCB aligned with the depopulated void on the MSC8122 located in the square defined by positions, L11, L12, L13, M11, M12, M13, N11, N12, and N13.




Figure 34. V_{CCSYN} Bypass

3.3 Connectivity Guidelines

Unused output pins can be disconnected, and unused input pins should be connected to the non-active value, via resistors to V_{DDH} or GND, except for the following:

- If the DSI is unused (DDR[DSIDIS] is set), HCS and HBCS must pulled up and all the rest of the DSI signals can be disconnected.
- When the DSI uses synchronous mode, HTA must be pulled up. In asynchronous mode, HTA should be pulled either up or down, depending on design requirements.
- HDST can be disconnected if the DSI is in big-endian mode, or if the DSI is in little-endian mode and the DCR[DSRFA] bit is set.
- When the DSI is in 64-bit data bus mode and DCR[BEM] is cleared, pull up HWBS[1-3]/HDBS[1-3]/HWBE[1-3]/HDBE[1-3]/HDBE[1-3]/HDBE[4-7]/HDBE[4-7]/PWE[4-7]/PSDDQM[4-7]/PBS[4-7].
- When the DSI is in 32-bit data bus mode and DCR[BEM] is cleared, HWBS[1-3]/HDBS[1-3]/HDBE[1-3]/HDBE[1-3] must be pulled up.
- When the DSI is in asynchronous mode, HBRST and HCLKIN should either be disconnected or pulled up.
- When the DSI uses sliding window address mode (DCR[SLDWA] = 1), the external HA[11–13] signals must be connected (tied) to the correct voltage levels so that the host can perform the first access to the DCR. After reset, the DSI expects full address mode (DCR[SLDWA] = 0). The DCR address in the DSI memory map is 0x1BE000, which requires the following connections:
 - HA11 must be pulled high (1)
 - HA12 must be pulled high (1)
 - HA13 must be pulled low (0)
- The following signals must be pulled up: HRESET, SRESET, ARTRY, TA, TEA, PSDVAL, and AACK.
- In single-master mode (BCR[EBM] = 0) with internal arbitration (PPC_ACR[EARB] = 0):
 - BG, DBG, and TS can be left unconnected.
 - EXT_BG[2–3], EXT_DBG[2–3], and GBL can be left unconnected if they are multiplexed to the system bus functionality. For any other functionality, connect the signal lines based on the multiplexed functionality.
 - BR must be pulled up.
 - EXT_BR[2–3] must be pulled up if multiplexed to the system bus functionality.
- If there is an external bus master (BCR[EBM] = 1):
 - BR, BG, DBG, and TS must be pulled up.
 - EXT_BR[2-3], EXT_BG[2-3], and EXT_DBG[2-3] must be pulled up if multiplexed to the system bus functionality.
- In single-master mode, ABB and DBB can be selected as IRQ inputs and be connected to the non-active value. In other modes, they must be pulled up.

ware Design Considerations

- **Note:** The MSC8122 does not support DLL-enabled mode. For the following two clock schemes, ensure that the DLL is disabled (that is, the DLLDIS bit in the Hard Reset Configuration Word is set).
 - If no system synchronization is required (for example, the design does not use SDRAM), you can use any of the available clock modes.
 - In the CLKIN synchronization mode, use the following connections:
 - Connect the oscillator output through a buffer to CLKIN.
 - Connect the CLKIN buffer output to the slave device (for example, SDRAM) making sure that the delay path between the clock buffer to the MSC8122 and the SDRAM is equal (that is, has a skew less than 100 ps).
 Valid clock modes in this scheme are: 0.7, 15, 10, 21, 23, 28, 20, 30, and 31.
 - Valid clock modes in this scheme are: 0, 7, 15, 19, 21, 23, 28, 29, 30, and 31.
 - In CLKOUT synchronization mode (for 1.2 V devices), CLKOUT is the main clock to SDRAM. Use the following connections:
 - Connect the oscillator output through a buffer to CLKIN.
 - Connect CLKOUT through a zero-delay buffer to the slave device (for example, SDRAM) using the following guidelines:
 - The maximum delay between the slave and CLKOUT must not exceed 0.7 ns.
 - The maximum load on CLKOUT must not exceed 10 pF.
 - Use a zero-delay buffer with a jitter less than 0.3 ns.
 - All clock modes are valid in this clock scheme.

Note: See the Clock chapter in the *MSC8122 Reference Manual* for details.

- If the 60x-compatible system bus is not used and SIUMCR[PBSE] is set, PPBS can be disconnected. Otherwise, it should be pulled up.
- The following signals: SWTE, DSISYNC, DSI64, MODCK[1–2], CNFGS, CHIPID[0–3], RSTCONF and BM[0–2] are
 used to configure the MSC8122 and are sampled on the deassertion of the PORESET signal. Therefore, they should
 be tied to GND or V_{DDH} or through a pull-down or a pull-up resistor until the deassertion of the PORESET signal.
- When they are used, INT_OUT (if SIUMCR[INTODC] is cleared), NMI_OUT, and IRQxx (if not full drive) signals must be pulled up.
- When the Ethernet controller is enabled and the SMII mode is selected, GPIO10 and GPIO14 must not be connected externally to any signal line.
- **Note:** For details on configuration, see the *MSC8122 User's Guide* and *MSC8122 Reference Manual*. For additional information, refer to the *MSC8122 Design Checklist* (AN2787).

3.4 External SDRAM Selection

The external bus speed implemented in a system determines the speed of the SDRAM used on that bus. However, because of differences in timing characteristics among various SDRAM manufacturers, you may have use a faster speed rated SDRAM to assure efficient data transfer across the bus. For example, for 166 MHz operation, you may have to use 183 or 200 MHz SDRAM. Always perform a detailed timing analysis using the MSC8122 bus timing values and the manufacturer specifications for the SDRAM to ensure correct operation within your system design. The output delay listed in SDRAM specifications is usually given for a load of 30 pF. Scale the number to your specific board load using the typical scaling number provided by the SDRAM manufacturer.

3.5 Thermal Considerations

An estimation of the chip-junction temperature, T_J, in °C can be obtained from the following:

$$T_J = T_A + (R_{\bigcup JA} \times P_D)$$
 Eqn. 1

where

$$\begin{split} T_A &= \text{ambient temperature near the package (°C)} \\ R_{\Theta JA} &= \text{junction-to-ambient thermal resistance (°C/W)} \\ P_D &= P_{INT} + P_{I/O} = \text{power dissipation in the package (W)} \\ P_{INT} &= I_{DD} \times V_{DD} = \text{internal power dissipation (W)} \\ P_{I/O} &= \text{power dissipated from device on output pins (W)} \end{split}$$

The power dissipation values for the MSC8122 are listed in **Table 2-3**. The ambient temperature for the device is the air temperature in the immediate vicinity that would cool the device. The junction-to-ambient thermal resistances are JEDEC standard values that provide a quick and easy estimation of thermal performance. There are two values in common usage: the value determined on a single layer board and the value obtained on a board with two planes. The value that more closely approximates a specific application depends on the power dissipated by other components on the printed circuit board (PCB). The value obtained using a single layer board is appropriate for tightly packed PCB configurations. The value obtained using a board with internal planes is more appropriate for boards with low power dissipation (less than 0.02 W/cm² with natural convection) and well separated components. Based on an estimation of junction temperature using this technique, determine whether a more detailed thermal analysis is required. Standard thermal management techniques can be used to maintain the device thermal junction temperature below its maximum. If T_J appears to be too high, either lower the ambient temperature or the power dissipation of the chip. You can verify the junction temperature by measuring the case temperature using a small diameter thermocouple (40 gauge is recommended) or an infrared temperature sensor on a spot on the device case that is painted black. The MSC8122 device case surface is too shiny (low emissivity) to yield an accurate infrared temperature measurement. Use the following equation to determine T_J:

$$T_J = T_T + (\theta_{JA} \times P_D)$$
 Eqn. 2

where

 T_T = thermocouple (or infrared) temperature on top of the package (°C)

 θ_{JA} = thermal characterization parameter (°C/W)

 P_D = power dissipation in the package (W)

Note: See MSC8102, MSC8122, and MSC8126 Thermal Management Design Guidelines (AN2601/D).


4 Ordering Information

Consult a Freescale Semiconductor sales office or authorized distributor to determine product availability and place an order.

| | | Core | Operating | Core | Order Number | |
|---------|---|---------|---------------|--------------------|-----------------|-----------------|
| Part | Package Type | Voltage | Temperature | Frequency (MHz) | Lead-Free | Lead-Bearing |
| MSC8122 | Flip Chip Plastic Ball Grid Array (FC-PBGA) | 1.1 V | -40° to 105°C | 300 | MSC8122TVT4800V | MSC8122TMP4800V |
| | | | | 400 | MSC8122TVT6400V | MSC8122TMP6400V |
| | | 1.2 V | –40° to 105°C | 400 | MSC8122TVT6400 | MSC8122TMP6400 |
| | | | 0° to 90°C | 500 | MSC8122VT8000 | MSC8122MP8000 |



Package Information 5



measured parallel to Datum A.

Datum A, the seating plane, is determined by the spherical crowns of the solder balls.

the package center lines unless dimensioned otherwise.

A Parallelism measurement shall exclude any effect of mark on top surface of package.

Capacitors may not be present on all devices.

Caution must be taken not to short capacitors or exposed metal capacitor pads on package top.

FC CBGA (Ceramic) package code: 5238. FC PBGA (Plastic) package code: 5263.

10.Pin 1 indicator can be in the form of number 1 marking or an "L" shape marking.

Figure 35. MSC8122 Mechanical Information, 431-pin FC-PBGA Package

6 **Product Documentation**

- MSC8122 Technical Data Sheet (MSC8122). Details the signals, AC/DC characteristics, clock signal characteristics, package and pinout, and electrical design considerations of the MSC8122 device.
- MSC8122 Reference Manual (MSC8122RM). Includes functional descriptions of the extended cores and all the internal subsystems including configuration and programming information.
- Application Notes. Cover various programming topics related to the StarCore DSP core and the MSC8122 device.
- SC140 DSP Core Reference Manual. Covers the SC140 core architecture, control registers, clock registers, program control, and instruction set.

7 Revision History

Table 31 provides a revision history for this data sheet.

Table 31. Document Revision History

| Revision | Date | Description | | |
|----------|-----------|---|--|--|
| 0 | May 2004 | • Initial release. | | |
| 1 | Jun. 2004 | Updated timing number 32b.Updated DSI timing specifications. | | |
| 2 | Sep 2004 | New orderable parts added with other core voltage and temperature options. Updated thermal characteristics. In Table 2-14, removed references to 30 pF. Design guidelines and layout recommendations updated. | | |
| 3 | Nov. 2004 | Added 500 MHz core and 166 MHz bus speed options. Definitions of GPIO[27–28] updated. Bus, TDM, and GPIO timing updated. I²C timing changed to GPIO timing. GPIO[27–28] connections updated. MWBEn replaced with correct name HWBEn. Design guidelines update. | | |
| 4 | Jan. 2005 | Package type changed to FC-PBGA for all frequencies. Low-voltage 300 MHz power changed to 1.1 V. HRESET and SRESET definitions updated. Undershoot and overshoot values added for V_{DDH}. RMII timing updated. Design guidelines updated and reorganized. | | |
| 5 | Apr. 2005 | Added 400 MHz, 1.1 V core part. Temperature range descriptions changed to standard and extended. CLKOUT timing specifications added. Device start-up guidelines added to design considerations and updated power supply guidelines. Ordering information updated. | | |
| 6 | May 2005 | Multiple AC timing specifications updated. | | |
| 7 | May 2005 | Multiple AC timing specifications updated. | | |
| 8 | Jul. 2005 | Multiple AC timing specifications updated. | | |
| 9 | Jul. 2005 | AC specification table layout modified. | | |
| 10 | Sep. 2005 | ETHTX_EN type and TRST description updated. Package drawing updated. Clock specifications updated. Start-up sequence updated. | | |
| 11 | Oct 2005 | V_{DDH} + 10% changed to V_{DDH} + 8% in Figure 2-1. V_{DDH} +20% changed to V_{DDH} + 17% in Figure 2-1. | | |
| 12 | Apr 2006 | • Reset timing updated to reflect actual values in Table 2-11. | | |
| 13 | Oct. 2006 | • Added new timings 17 and 18 for IRQ set time and pulse width in Table 2-13 | | |
| 14 | Dec. 2007 | Converted to new data sheet format. Added PLL supply current to Table 5 in Section 2.4. Modified Figure 5 in Section 2.4 to make it clear that the time limits for undershoot referred to values below -0.3 V and not GND. Added cross-references between Sections 2.5.2 and Section 3.1 and 3.2. Added power-sequence guidelines to Sections 2.5.2. Added CLKIN jitter characteristic specifications to Table 9. Added additional guidelines to prevent reverse current to Section 3.1. Added connectivity guidelines for DSI in sliding windows mode to Section 3.3. | | |
| 15 | May 2008 | • Changed V _{IL} maximum and reference value to 0.8 V in Table 5 . | | |
| 16 | Dec. 2008 | • Clarified the wording of note 2 in Table 15 on p. 24. | | |





Revision History

How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 010 5879 8000 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 +1-800 441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor @hibbertgroup.com

Document Number: MSC8122 Rev. 16 12/2008 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale[™], the Freescale logo, CodeWarrior, StarCore, and QUICC Engine are trademarks of Freescale Semiconductor, Inc. RapidIO is a registered trademark of the RapidIO Trade Association. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2004, 2008. All rights reserved.

