Single/Dual LVDS Line Drivers with Ultra-Low Pulse Skew in SOT23

Lead Temperature (soldering,10s)+300°C

Absolute Maximum Ratings

Supply Voltage (V _{CC} to GND)0.3V to +4V	Continuous Power Dissipation (T _A = +70°C)
Input Voltage (V _{DIN} to GND)0.3V to (V _{CC} + 0.3V)	8-Pin SOT23 (derate 7.52mW/°C above +70°C)602mW
Output Voltage (VDO +, VDO - to GND or VCC)0.3V to +3.9V	8-Pin SO (derate 5.88mW/°C above +70°C)471mW
Output Short-Circuit Duration	Operating Temperature Range40°C to +85°C
(DO_+, DO to V _{CC} or GND)Continuous	Storage Temperature Range65°C to +150°C
ESD Protection (Human Body Model, DO_+, DO) ±11kV	Lead Temperature (soldering,10s)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Electrical Characteristics

 $(V_{CC}$ = +3.0V to +3.6V, R_L = 100 Ω ±1%, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at V_{CC} = +3.3V, T_A = +25°C.) (Notes 1, 2)

PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNITS	
Differential Output Voltage	V _{OD}	Figure 1		250	350	450	mV
Change in Magnitude of Output Voltage for Complementary Output States	ΔV _{OD}	Figure 1		0	2	35	mV
Offset Voltage	Vos	Figure 1		1.125	1.25	1.375	V
Change in Magnitude of Offset Voltage for Complementary Output States	ΔV _{OS}	Figure 1		0	2	25	mV
Power-Off Leakage Current	I _{O(OFF)}	V _{DO} = 0 or V _{CC} , V _{CC} = 0 or open		-10		+10	μA
Short-Circuit Output Current	I _{O(SHORT)}	DIN_ = V _{CC} , V _{DO} _+ = 0 or DIN_ = GND, V _{DO} = 0				-20	mA
Input High Voltage	V _{IH}	_		2.0		V _{CC}	V
Input Low Voltage	V _{IL}			GND		8.0	V
Input Current High	I _{IH}	DIN_ = V _{CC} or 2V		0	10	20	μA
Input Current Low	IլL	DIN_ = GND or 0.8V		-20	-3	0	μA
No-Load Supply Current	Icc	No load, DIN_ = V _{CC} or 0			4.5	6	mA
Supply Current	laa	DIN_ = V _{CC} or 0	MAX9110		6.7	8	mA
Зарріу Сапені	Icc		MAX9112		9.4	13	IIIA

AC Characteristics

 $(V_{CC}$ = +3.0V to +3.6V, R_L = 100 Ω ±1%, C_L = 5pF, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at V_{CC} = +3.3V, $T_A = +25^{\circ}C.$) (Notes 3, 4, 5; Figures 2, 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Differential High-to-Low Propagation Delay	t _{PHLD}		1	1.54	2.5	ns
Differential Low-to-High Propagation Delay	t _{PLHD}		1	1.58	2.5	ns
Differential Pulse Skew t _{PHLD} - t _{PLHD} (Note 6)	^t SKD1			40	250	ps
Channel-to-Channel Skew (Note 7)	t _{SKD2}			70	400	ps

AC Characteristics (continued)


 $(V_{CC}$ = +3.0V to +3.6V, R_L = 100 Ω ±1%, C_L = 5pF, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at V_{CC} = +3.3V, T_A = +25°C.) (Notes 3, 4, 5; Figures 2, 3)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Part-to-Part Skew	t _{SKD3}	(Note 8)			1	no
Part-to-Part Skew	t _{SKD4}	(Note 9)			1.5	ns
High-to-Low Transition Time	t _{THL}		0.25	0.6	1	ns
Low-to-High Transition Time	t _{TLH}		0.25	0.6	1	ns
Maximum Operating Frequency	f _{MAX}	(Note 10)	250			MHz


- Note 1: Maximum and minimum limits over temperature are guaranteed by design. Devices are production tested at T_A = +25°C.
- **Note 2:** By definition, current into the device is positive and current out of the device is negative. Voltages are referred to device ground except V_{OD}.
- Note 3: AC parameters are guaranteed by design and characterization.
- Note 4: C_I includes probe and fixture capacitance.
- Note 5: Signal generator conditions for dynamic tests: $V_{OL} = 0$, $V_{OH} = 3V$, f = 20MHz, 50% duty cycle, $R_O = 50\Omega$, $t_R \le 1$ ns, and $t_F \le 1$ ns (0 to 100%).
- Note 6: t_{SKD1} is the magnitude difference of differential propagation delays in a channel; t_{SKD1} = | t_{PHLD} t_{PLHD} |.
- Note 7: t_{SKD2} is the magnitude difference of the t_{PLHD} or t_{PHLD} of one channel and the t_{PLHD} or t_{PHLD} of the other channel on the same device (MAX9112).
- Note 8: t_{SKD3} is the magnitude difference of any differential propagation delays between devices at the same V_{CC} and within 5°C of each other.
- **Note 9:** t_{SKD4} is the magnitude difference of any differential propagation delays between devices operating over the rated supply and temperature ranges.
- Note 10: f_{MAX} signal generator conditions: V_{OL} = 0, V_{OH} = +3V, frequency = 250MHz, t_R ≤ 1ns, t_F ≤ 1ns (0 to 100%) 50% duty cycle. Transmitter output criteria: duty cycle = 45% to 55%, V_{OD} ≥ 250mV.

Typical Operating Characteristics

 $(V_{CC} = +3.3V, R_L = 100\Omega, C_L = 5pF, V_{IH} = +3V, V_{IL} = GND, f_{IN} = 20MHz, T_A = +25^{\circ}C, unless otherwise noted.)$ (Figures 2, 3)








Typical Operating Characteristics (continued)


 $(V_{CC}$ = +3.3V, R_L = 100 Ω , C_L = 5pF, V_{IH} = +3V, V_{IL} = GND, f_{IN} = 20MHz, T_A = +25°C, unless otherwise noted.) (Figures 2, 3)




Single/Dual LVDS Line Drivers with Ultra-Low Pulse Skew in SOT23

Typical Operating Characteristics (continued)

 $(V_{CC}$ = +3.3V, R_L = 100 Ω , C_L = 5pF, V_{IH} = +3V, V_{IL} = GND, f_{IN} = 20MHz, T_A = +25°C, unless otherwise noted.) (Figures 2, 3)





Pin Description

	PIN					
MAX	(9110	MAX	9112	NAME	FUNCTION	
SOT23	so	SOT23	so			
4	1	4	1	V _{CC}	Positive Supply	
1	2	_	_	DIN	Transmitter Innut	
_	_	1, 3	2, 3	DIN1, DIN2	Transmitter Input	
3, 5, 6	3, 5, 6	_	_	N.C.	No Connection. Not internally connected.	
2	4	2	4	GND	Ground	
7	7	_	_	DO+	New invention of Transposition Output	
_	_	6, 7	6, 7	DO2+, DO1+	Noninverting Transmitter Output	
8	8	_	_	DO-	Investing Transmitter Output	
_	_	5, 8	5, 8	DO2-, DO1-	Inverting Transmitter Output	

Detailed Description

The MAX9110/MAX9112 single/dual LVDS transmitters are intended for high-speed, point-to-point, low-power applications. These devices accept CMOS/LVTTL inputs with data rates exceeding 500Mbps. The MAX9110/MAX9112 reduce power consumption and EMI by translating

these signals to a differential voltage in the 250mV to 450mV range across a 100Ω load while drawing only 9.4mA of supply current for the dualchannel MAX9112.

A current-steering approach induces less ground bounce and no shoot-through current, enhancing noise margin and system speed performance. The output

www.maximintegrated.com Maxim Integrated | 5

Single/Dual LVDS Line Drivers with Ultra-Low Pulse Skew in SOT23




Figure 1. LVDS Transmitter VOD and VOS Test Circuit




Figure 2. Transmitter Propagation Delay and Transition Time Test Circuit




Figure 3. Transmitter Propagation Delay and Transition Time Waveforms

stage presents a symmetrical, high-impedance output, reducing differential reflection and timing distortion. The driver outputs are short circuit current limited and enter a high-impedance state when the device is not powered.

LVDS Operation

The LVDS interface standard is a signaling method intended for point-to-point communication over a controlled impedance medium as defined by the EIA/TIA-644 LVDS standard. The LVDS standard uses a lower voltage swing than other common communication standards, achieving higher data rates with reduced power consumption while reducing EMI emissions and system susceptibility to noise.

LVDS transmitters such as the MAX9110/MAX9112 convert CMOS/LVTTL signals to low-voltage differential signals at rates in excess of 500Mbps. The MAX9110/MAX9112 current-steering architecture requires a resistive load to terminate the signal and complete the transmis-

sion loop. Because the device switches the direction of current flow and not voltage levels, the actual output voltage swing is determined by the value of the termination resistor at the input of an LVDS receiver. Logic states are determined by the direction of current flow through the termination resistor. With a typical 3.5mA output current, the MAX9110/MAX9112 produce an output voltage of 350mV when driving a 100Ω load. The steady-state-voltage peak-to-peak swing is twice the differential voltage, or 700mV (typ).

Applications Information

Supply Bypassing

Bypass V_{CC} with high-frequency surface-mount ceramic $0.1\mu F$ and $0.001\mu F$ capacitors in parallel, as close to the device as possible, with the smaller valued capacitor the closest. For additional supply bypassing, place a $10\mu F$ tantalum or ceramic capacitor at the point where power enters the circuit board.

www.maximintegrated.com Maxim Integrated | 6

MAX9110/MAX9112

Single/Dual LVDS Line Drivers with Ultra-Low Pulse Skew in SOT23

Differential Traces

Output trace characteristics affect the performance of the MAX9110/MAX9112. Use controlled impedance traces to match trace impedance to both transmission medium impedance and termination resistor. Eliminate reflections and ensure that noise couples as common mode by running the differential traces close together. Reduce skew by matching the electrical length of the traces. Excessive skew can result in a degradation of magnetic field cancellation.

Maintain the distance between the differential traces to avoid discontinuities in impedance. Avoid 90° turns and minimize the number of vias to further prevent impedance discontinuities.

Cables and Connectors

Transmission media should have a differential characteristic impedance of about 100Ω . Use cables and connectors that have matched impedance to minimize impedance discontinuities.

Avoid the use of unbalanced cables, such as ribbon or simple coaxial cable. Balanced cables, such as twisted pair, offer superior signal quality and tend to generate less EMI due to canceling effects. Balanced cables tend to pick up noise as common mode, which is rejected by the LVDS receiver.

Termination


Termination resistors should match the differential characteristic impedance of the transmission line. Because the MAX9110/MAX9112 are current-steering devices, an output voltage will not be generated without a termination resistor. Output voltage levels are dependent upon the termination resistor value. Resistance values may range between 75Ω and 150Ω .

Minimize the distance between the termination resistor and receiver inputs. Use a single 1% to 2% surface-mount resistor across the receiver inputs.

Board Layout

For LVDS applications, a four-layer PC board that provides separate power, ground, LVDS signals, and input signals is recommended. Isolate the input and LVDS signals from each other to prevent coupling. Separate the input and LVDS signal planes with the power and ground planes for best results.

Typical Operating Circuit



Chip Information

MAX9110 TRANSISTOR COUNT: 765 MAX9112 TRANSISTOR COUNT: 765


PROCESS: CMOS


www.maximintegrated.com Maxim Integrated | 7

Single/Dual LVDS Line Drivers with Ultra-Low Pulse Skew in SOT23

Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.





MAX9110/MAX9112

Single/Dual LVDS Line Drivers with Ultra-Low Pulse Skew in SOT23

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	9/00	Initial release	_
1	9/19	Updated Ordering Information	1

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.