

# MAX5134–MAX5137

## Pin-/Software-Compatible, 16-/12-Bit, Voltage-Output DACs

### ABSOLUTE MAXIMUM RATINGS

AVDD to GND	.....-0.3V to +6V
DVDD to GND	.....-0.3V to +6V
OUT0–OUT3 to GND	.....-0.3V to the lower of (AVDD + 0.3V) and +6V
REFI, REFO, M/ $\bar{Z}$ to GND	.....-0.3V to the lower of (AVDD + 0.3V) and +6V
SCLK, DIN, $\overline{CS}$ to GND	.....-0.3V to the lower of (DVDD + 0.3V) and +6V
$\overline{LDAC}$ , $\overline{READY}$ to GND	.....-0.3V to the lower of (DVDD + 0.3V) and +6V

Continuous Power Dissipation ( $T_A = +70^\circ\text{C}$ )	
24-Pin TQFN (derate at 27.8mW/ $^\circ\text{C}$ above $+70^\circ\text{C}$ )	.....2222.2mW
16-Pin TSSOP (derate at 11.1mW/ $^\circ\text{C}$ above $+70^\circ\text{C}$ )	.....888.9mW
Maximum Current into Any Input or Output with the Exception of M/ $\bar{Z}$ Pin	..... $\pm 50\text{mA}$
Maximum Current into M/ $\bar{Z}$ Pin	..... $\pm 5\text{mA}$
Operating Temperature Range	..... $-40^\circ\text{C}$ to $+105^\circ\text{C}$
Storage Temperature Range	..... $-65^\circ\text{C}$ to $+150^\circ\text{C}$
Lead Temperature (soldering, 10s)	..... $+300^\circ\text{C}$
Soldering Temperature (reflow)	..... $+260^\circ\text{C}$

Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### PACKAGE THERMAL CHARACTERISTICS (Note 1)

TQFN		TSSOP	
Junction-to-Ambient Thermal Resistance ( $\theta_{JA}$ )	..... $36^\circ\text{C}/\text{W}$	Junction-to-Ambient Thermal Resistance ( $\theta_{JA}$ )	..... $90^\circ\text{C}/\text{W}$
Junction-to-Case Thermal Resistance ( $\theta_{JC}$ )	..... $3^\circ\text{C}/\text{W}$	Junction-to-Case Thermal Resistance ( $\theta_{JC}$ )	..... $27^\circ\text{C}/\text{W}$

**Note 1:** Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to [www.maximintegrated.com/thermal-tutorial](http://www.maximintegrated.com/thermal-tutorial).

### ELECTRICAL CHARACTERISTICS

( $V_{AVDD} = 2.7\text{V}$  to  $5.25\text{V}$ ,  $V_{DVDD} = 2.7\text{V}$  to  $5.25\text{V}$ ,  $V_{AVDD} \geq V_{DVDD}$ ,  $V_{GND} = 0\text{V}$ ,  $V_{REFI} = V_{AVDD} - 0.25\text{V}$ ,  $C_{OUT} = 200\text{pF}$ ,  $R_{OUT} = 10\text{k}\Omega$ ,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25^\circ\text{C}$ .)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>STATIC ACCURACY (Notes 1, 2)</b>						
Resolution	N	MAX5134/MAX5136	16			Bits
		MAX5135/MAX5137	12			
Integral Nonlinearity (MAX5134/MAX5136)	INL	$V_{REFI} = 5\text{V}$ , $V_{AVDD} = 5.25\text{V}$	-8	$\pm 2$	+10	LSB
		(Note 3) $T_A = +25^\circ\text{C}$			$\pm 6$	
Integral Nonlinearity (MAX5135/MAX5137)	INL	$V_{REFI} = 5\text{V}$ , $V_{AVDD} = 5.25\text{V}$	-1	+0.25	+1	LSB
Differential Nonlinearity	DNL	Guaranteed monotonic	-1.0		+1.0	LSB
Offset Error	OE	(Note 4)	-10	$\pm 1$	+10	mV
Offset-Error Drift				$\pm 4$		$\mu\text{V}/^\circ\text{C}$
Gain Error	GE	(Note 4)	-0.5	$\pm 0.2$	+0.5	% of FS
Gain Temperature Coefficient				$\pm 2$		ppm FS/ $^\circ\text{C}$
<b>REFERENCE INPUT</b>						
Reference-Input Voltage Range	$V_{REFI}$	$V_{AVDD} = 3\text{V}$ to $5.25\text{V}$	2		$V_{AVDD}$	V
		$V_{AVDD} = 2.7\text{V}$ to $3\text{V}$	2		$V_{AVDD} - 0.2$	
Reference-Input Impedance				113		$\text{k}\Omega$

# MAX5134–MAX5137

## Pin-/Software-Compatible, 16-/12-Bit, Voltage-Output DACs

### ELECTRICAL CHARACTERISTICS (continued)

( $V_{AVDD} = 2.7V$  to  $5.25V$ ,  $V_{DVDD} = 2.7V$  to  $5.25V$ ,  $V_{AVDD} \geq V_{DVDD}$ ,  $V_{GND} = 0V$ ,  $V_{REFI} = V_{AVDD} - 0.25V$ ,  $C_{OUT} = 200pF$ ,  $R_{OUT} = 10k\Omega$ ,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25^\circ C$ .)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
INTERNAL REFERENCE						
Reference Voltage	V <sub>REFO</sub>	T <sub>A</sub> = +25°C	2.437	2.440	2.443	V
Reference Temperature Coefficient		(Note 5)		10	25	ppm/°C
Reference Output Impedance				1		Ω
Line Regulation				100		ppm/V
Maximum Capacitive Load	C <sub>R</sub>			0.1		nF
DAC OUTPUT VOLTAGE (Note 2)						
Output Voltage Range		No load	0.02		V <sub>AVDD</sub> - 0.02	V
DC Output Impedance				0.1		Ω
Maximum Capacitive Load (Note 5)	C <sub>L</sub>	Series resistance = 0Ω		0.2		nF
		Series resistance = 500Ω		15		μF
Resistive Load	R <sub>L</sub>		2			kΩ
Short-Circuit Current	I <sub>SC</sub>	V <sub>AVDD</sub> = 5.25V		±35		mA
		V <sub>AVDD</sub> = 2.7V	-40	±20	+40	
Power-Up Time		From power-down mode		25		μs
DIGITAL INPUTS (SCLK, DIN, CS, LDAC) (Note 6)						
Input High Voltage	V <sub>IH</sub>		0.7 x V <sub>DVDD</sub>			V
Input Low Voltage	V <sub>IL</sub>		0.3 x V <sub>DVDD</sub>			V
Input Leakage Current	I <sub>IN</sub>	V <sub>IN</sub> = 0 or V <sub>DVDD</sub>	-1	±0.1	+1	μA
Input Capacitance	C <sub>IN</sub>		10			pF
DIGITAL OUTPUTS (READY)						
Output High Voltage	V <sub>OH</sub>	I <sub>SOURCE</sub> = 3mA	V <sub>DVDD</sub> - 0.5			V
Output Low Voltage	V <sub>OL</sub>	I <sub>SINK</sub> = 2mA	0.4			V
DYNAMIC PERFORMANCE						
Voltage-Output Slew Rate	SR	Positive and negative	1.25			V/μs
Voltage-Output Settling Time	t <sub>S</sub>	1/4 scale to 3/4 scale V <sub>REFI</sub> = V <sub>AVDD</sub> = 5V settle to ±2 LSB (Note 5)	5			μs
Digital Feedthrough		Code 0, all digital inputs from 0 to V <sub>DVDD</sub>	0.5			nV•s
Major Code Transition Analog Glitch Impulse			25			nV•s
Output Noise		10kHz	120			nV/√Hz
Integrated Output Noise		1Hz to 10kHz	18			μV
DAC-to-DAC Crosstalk			25			nV•s

# MAX5134–MAX5137

## Pin-/Software-Compatible, 16-/12-Bit, Voltage-Output DACs

### ELECTRICAL CHARACTERISTICS (continued)

( $V_{AVDD} = 2.7V$  to  $5.25V$ ,  $V_{DVDD} = 2.7V$  to  $5.25V$ ,  $V_{AVDD} \geq V_{DVDD}$ ,  $V_{GND} = 0V$ ,  $V_{REFI} = V_{AVDD} - 0.25V$ ,  $C_{OUT} = 200pF$ ,  $R_{OUT} = 10k\Omega$ ,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25^\circ C$ .)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER REQUIREMENTS (Note 7)						
Analog Supply Voltage Range	V <sub>AVDD</sub>		2.7		5.25	V
Digital Supply Voltage Range	V <sub>DVDD</sub>		2.7		V <sub>AVDD</sub>	V
Supply Current (MAX5134/MAX5135)	I <sub>AVDD</sub>	No load, all digital inputs at 0 or DVDD		2.5	3.6	mA
	I <sub>DVDD</sub>			1	10	μA
Supply Current (MAX5136/MAX5137)	I <sub>AVDD</sub>	No load, all digital inputs at 0 or DVDD		1.5	2.3	mA
	I <sub>DVDD</sub>			1	10	μA
Power-Down Supply Current	I <sub>AVPD</sub>	No load, all digital inputs at 0 or DVDD		0.2	2	μA
	I <sub>DVPD</sub>			0.1	2	
TIMING CHARACTERISTICS (Note 8) (Figure 1)						
Serial-Clock Frequency	f <sub>SCLK</sub>		0		30	MHz
SCLK Pulse-Width High	t <sub>CH</sub>		13			ns
SCLK Pulse-Width Low	t <sub>CL</sub>		13			ns
$\overline{CS}$ Fall-to-SCLK Fall Setup Time	t <sub>CSS</sub>		8			ns
SCLK Fall-to $\overline{CS}$ -Rise Hold Time	t <sub>CSH</sub>		5			ns
DIN-to-SCLK Fall Setup Time	t <sub>DS</sub>		10			ns
DIN-to-SCLK Fall Hold Time	t <sub>DH</sub>		2			ns
SCLK Fall to $\overline{READY}$ Transition	t <sub>SRL</sub>	(Note 9)			30	ns
$\overline{CS}$ Pulse-Width High	t <sub>CSW</sub>		33			ns
$\overline{LDAC}$ Pulse Width	t <sub>LDACPWL</sub>		33			ns

**Note 1:** Static accuracy tested without load.

**Note 2:** Linearity is tested within 20mV of GND and AVDD, allowing for gain and offset error.

**Note 3:** Codes above 2047 are guaranteed to be within  $\pm 8$  LSB.

**Note 4:** Gain and offset tested within 100mV of GND and AVDD.

**Note 5:** Guaranteed by design.

**Note 6:** Device draws current in excess of the specified supply current when a digital input is driven with a voltage of  $V_I < V_{DVDD} - 0.6V$  or  $V_I > 0.5V$ . At  $V_I = 2.2V$  with  $V_{DVDD} = 5.25V$ , this current can be as high as 2mA. The SPI inputs are CMOS-input level compatible. The 30MHz clock frequency cannot be guaranteed for a minimum signal swing.

**Note 7:** Excess current from AVDD is 10mA when powered without DVDD. Excess current from DVDD is 1mA when powered without AVDD.

**Note 8:** All timing specifications are with respect to the digital input and output thresholds.

**Note 9:** Maximum daisy-chain clock frequency is limited to 25MHz.













Figure 1. Serial-Interface Timing Diagram

# MAX5134–MAX5137

## Pin-/Software-Compatible, 16-/12-Bit, Voltage-Output DACs

### Typical Operating Characteristics

( $T_A = +25^\circ\text{C}$ , unless otherwise noted.)












# MAX5134-MAX5137

## Pin-/Software-Compatible, 16-/12-Bit, Voltage-Output DACs

### Typical Operating Characteristics (continued)

( $T_A = +25^\circ\text{C}$ , unless otherwise noted.)




# MAX5134-MAX5137

## Pin-/Software-Compatible, 16-/12-Bit, Voltage-Output DACs


### Typical Operating Characteristics (continued)

( $T_A = +25^\circ\text{C}$ , unless otherwise noted.)


**SETTLING TIME DOWN**




**CROSSTALK**




**DIGITAL FEEDTHROUGH**




**DIGITAL SUPPLY CURRENT vs.  
DIGITAL SUPPLY VOLTAGE**




**REFERENCE VOLTAGE vs.  
SUPPLY VOLTAGE**




**REFERENCE VOLTAGE  
vs. TEMPERATURE**




**DIGITAL SUPPLY CURRENT  
vs. DIGITAL INPUT VOLTAGE**



**FULL-SCALE OUTPUT  
vs. TEMPERATURE**



**OUTPUT VOLTAGE  
vs. OUTPUT CURRENT**




# MAX5134-MAX5137

## Pin-/Software-Compatible, 16-/12-Bit, Voltage-Output DACs


### Typical Operating Characteristics (continued)

( $T_A = +25^\circ\text{C}$ , unless otherwise noted.)


**FULL-SCALE REFERENCE FEEDTHROUGH**




**ZERO-SCALE REFERENCE FEEDTHROUGH**




**REFERENCE INPUT RESPONSE  
vs. FREQUENCY**




**POWER-UP GLITCH, ZERO SCALE,  
EXTERNAL REFERENCE**




**POWER-UP GLITCH, ZERO SCALE,  
INTERNAL REFERENCE**




**POWER-UP GLITCH, MIDSCALE,  
EXTERNAL REFERENCE**



**POWER-UP GLITCH, MIDSCALE,  
INTERNAL REFERENCE**



**DC NOISE SPECTRUM, FFT PLOT**



# MAX5134–MAX5137

## Pin-/Software-Compatible, 16-/12-Bit, Voltage-Output DACs

### Pin Description

PIN				NAME	FUNCTION
MAX5134 MAX5135		MAX5136 MAX5137			
TQFN-EP	TSSOP	TQFN-EP	TSSOP		
1	3	1	3	OUT0	Channel 0 Buffered DAC Output
2, 5, 8, 11, 14, 17, 20, 23	—	2, 5, 6, 8, 11, 13, 14, 17, 20, 23	6, 11	N.C.	No Connection. Not internally connected.
3	4	3	4	DVDD	Digital Power Supply. Bypass DVDD with a 0.1μF capacitor to GND.
4	5	4	5	$\overline{\text{READY}}$	Active-Low Ready. Indicated configuration ready. Use $\overline{\text{READY}}$ as $\overline{\text{CS}}$ for consecutive part or as feedback to the μC.
6	6	—	—	OUT3	Channel 3 Buffered DAC Output
7, 19	7, 15	7, 19	7, 15	GND	Ground
9	8	9	8	DIN	Data In
10	9	10	9	$\overline{\text{CS}}$	Active-Low Chip-Select Input
12	10	12	10	SCLK	Serial-Clock Input
13	11	—	—	OUT2	Channel 2 Buffered DAC Output
15	12	15	12	$\overline{\text{LDAC}}$	Load DAC Input. Active-low hardware load DAC input.
16	13	16	13	M/ $\overline{\text{Z}}$	Power-Up Reset Select. Connect M/ $\overline{\text{Z}}$ to V <sub>AVDD</sub> to power up the DAC outputs to midscale. Connect M/ $\overline{\text{Z}}$ to GND to power up the DAC outputs to zero.
18	14	18	14	OUT1	Channel 1 Buffered DAC Output
21	16	21	16	REFO	Reference Voltage Output
22	1	22	1	REFI	Reference Voltage Input. Bypass REFI with a 0.1μF capacitor to GND when using external reference.
24	2	24	2	AVDD	Analog Power Supply. Bypass AVDD with a 0.1μF capacitor to GND.
—	—	—	—	EP	Exposed Pad. Not internally connected. Connect to a ground or leave unconnected. Not intended as an electrical connection point.

### Detailed Description

The MAX5134–MAX5137 is a family of pin-compatible and software-compatible 16-bit and 12-bit DACs. The MAX5134/MAX5135 are low-power, quad 16-/12-bit, buffered voltage-output, high-linearity DACs. The MAX5136/MAX5137 are low-power, dual 16-/12-bit, buffered voltage-output, high-linearity DACs. The MAX5134–MAX5137 minimize the digital noise feedthrough from input to output by powering down the SCLK and DIN input buffers after completion of each 24-bit serial input. On power-up, the MAX5134–MAX5137 reset the DAC outputs to zero or midscale, depending on the state of the M/ $\overline{\text{Z}}$  input, providing additional safety for applications that drive valves or other transducers that need to be off on power-up. The MAX5134–MAX5137 contain a segmented resistor string-type DAC, a serial-in parallel-out shift register, a DAC register, power-on reset

(POR) circuit, and control logic. On the falling edge of the clock (SCLK) pulse, the serial input (DIN) data is shifted into the device, MSB first. During power-down, an internal 80kΩ resistor pulls DAC outputs to GND.

### Output Amplifiers (OUT0–OUT3)

The MAX5134–MAX5137 include internal buffers for all DAC outputs. The internal buffers provide improved load regulation and transition glitch suppression for the DAC outputs. The output buffers slew at 1.25V/μs and drive up to 2kΩ in parallel with 200pF. The analog supply voltage (AVDD) determines the maximum output voltage range of the device as AVDD powers the output buffers.

### DAC Reference

#### Internal Reference

The MAX5134–MAX5137 feature an internal reference with a nominal output of +2.44V. Connect REFO to REFI

# MAX5134–MAX5137

## Pin-/Software-Compatible, 16-/12-Bit, Voltage-Output DACs

when using the internal reference. Bypass REFO to GND with a 47pF (maximum 100pF) capacitor. Alternatively, if heavier decoupling is required, use a 1k $\Omega$  resistor in series with a 1 $\mu$ F capacitor in parallel with the existing 100pF capacitor. REFO can deliver up to 100 $\mu$ A of current with no degradation in performance. Configure other reference voltages by applying a resistive potential divider with a total resistance greater than 33k $\Omega$  from REFO to GND.

### External Reference

The external reference input features a typical input impedance of 113k $\Omega$  and accepts an input voltage from +2V to AVDD. Connect an external voltage supply between REFI and GND to apply an external reference. Leave REFO unconnected. Visit [www.maximintegrated.com/products/references](http://www.maximintegrated.com/products/references) for a list of available external voltage-reference devices.

### AVDD as Reference

Connect AVDD to REFI to use AVDD as the reference voltage. Leave REFO unconnected.

### Serial Interface

The MAX5134–MAX5137 3-wire serial interface is compatible with MICROWIRE, SPI, QSPI, and DSPs (Figures 2, 3). The interface provides three inputs, SCLK,  $\overline{CS}$ , and DIN and one output,  $\overline{READY}$ . Use  $\overline{READY}$  to verify communication or to daisy-chain multiple devices (see the  $\overline{READY}$  section).  $\overline{READY}$  is capable of driving a 20pF load with a 30ns (max) delay from the falling edge of SCLK. The chip-select input ( $\overline{CS}$ ) frames the serial data loading at DIN. Following a chip-select input's high-to-low transition, the data is shifted synchronously and latched into the input register on each falling edge of the serial-clock input (SCLK). Each serial word is 24 bits. The first 8 bits are the control word followed by 16 data bits (MSB first), as shown in Table 1. The serial input register transfers its contents to the input registers after loading 24 bits of data. To initiate a new data transfer, drive  $\overline{CS}$  high, keep  $\overline{CS}$  high for a minimum of 33ns before the next write sequence. The SCLK can be either high or low between  $\overline{CS}$  write pulses. Figure 1 shows the timing diagram for the complete 3-wire serial-interface transmission.

**Table 1. Operating Mode Truth Table\***

24-BIT WORD																	DESC	FUNCTION	
CONTROL BITS								DATA BITS											
MSB								LSB											
C7	C6	C5	C4	C3	C2	C1	C0	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6–D0		
0	0	0	0	0	0	0	0	X	X	X	X	X	X	X	X	X	X	NOP	No operation.
0	0	0	0	0	0	0	1	X	X	X	X	DAC3	DAC2	DAC1	DAC0	X	X	LDAC	Move contents of input to DAC registers indicated by 1's. No effect on registers indicated by 0's.
0	0	0	0	0	0	1	0	X	X	X	X	X	X	X	X	X	X	CLR	Software clear.
0	0	0	0	0	0	1	1	X	X	X	X	DAC3	DAC2	DAC1	DAC0	READY_EN	X	Power Control	Power down DACs indicated by 1's. Set READY_EN = 1 to enable <u>READY</u> .
0	0	0	0	0	1	0	1	0	0	0	0	0	0	LIN	0	0	0	Linearity	Optimize DAC linearity.
0	0	0	1	DAC3	DAC2	DAC1	DAC0	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	Write	Write to selected input registers (DAC output not affected).
0	0	1	1	DAC3	DAC2	DAC1	DAC0	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	Write-through	Write to selected input and DAC registers, DAC outputs updated (writethrough).
0	0	1	0	0	0	0	0	X	X	X	X	X	X	X	X	X	X	NOP	No operation.

\*For the MAX5136/MAX5137, DAC2 and DAC3 do not exist. For the MAX5135/MAX5137, D0–D3 are don't-care bits.

# MAX5134–MAX5137

## Pin-/Software-Compatible, 16-/12-Bit, Voltage-Output DACs

The MAX5134–MAX5137 digital inputs are double buffered. Depending on the command issued through the serial interface, the input register(s) can be loaded without affecting the DAC register(s) using the write command. To update the DAC registers, either pulse the  $\overline{\text{LDAC}}$  input low to synchronously update all DAC outputs, or use the software  $\overline{\text{LDAC}}$  command. Use the writethrough commands (see Table 1) to update the DAC outputs immediately after the data is received. Only use the writethrough command to update the DAC output immediately.

The MAX5134/MAX5136 DAC code is unipolar binary with  $V_{\text{OUT}} = (\text{code}/65,536) \times V_{\text{REF}}$ . The MAX5135/MAX5137 DAC code is unipolar binary with  $V_{\text{OUT}} = (\text{code}/4096) \times V_{\text{REF}}$ . See Table 1 for the serial interface commands.

Connect the MAX5134–MAX5137 DVDD supply to the supply of the host DSP or microprocessor. The AVDD supply may be set to any voltage within the operating

range of 2.7V to 5.25V, but must be greater than or equal to the DVDD supply.

### Writing to the Devices

Write to the MAX5134–MAX5137 using the following sequence:

- 1) Drive  $\overline{\text{CS}}$  low, enabling the shift register.
- 2) Clock 24 bits of data into DIN (C7 first and D0 last), observing the specified setup and hold times. Bits D15–D0 are the data bits that are written to the internal register.
- 3) After clocking in the last data bit, drive  $\overline{\text{CS}}$  high.  $\overline{\text{CS}}$  must remain high for 33ns before the next transmission is started.

Figure 1 shows a write operation for the transmission of 24 bits. If  $\overline{\text{CS}}$  is driven high at any point prior to receiving 24 bits, the transmission is discarded.




Figure 2. Connections for MICROWIRE




Figure 3. Connections for SPI/QSPI





Figure 4.  $\overline{\text{READY}}$  Timing



## ***Pin-/Software-Compatible, 16-/12-Bit, Voltage-Output DACs***

Figure 6. Daisy Chain ( $\overline{CS}$  Not Used)

# MAX5134–MAX5137

## Pin-/Software-Compatible, 16-/12-Bit, Voltage-Output DACs




Figure 7. Output Timing

### Applications Information

#### Power-On Reset (POR)

On power-up, the input registers are set to zero, DAC outputs power up to zero or midscale, depending on the configuration of M/ $\bar{Z}$ . Connect M/ $\bar{Z}$  to GND to power the outputs to GND. Connect M/ $\bar{Z}$  to AVDD to power the outputs to midscale.

To guarantee DAC linearity, wait until the supplies have settled. Set the LIN bit in the DAC linearity register; wait 10ms, and clear the LIN bit.

#### Unipolar Output

The MAX5134–MAX5137 unipolar output voltage range is 0 to VREF. The output buffers each drive a load of 2k $\Omega$  in parallel with 200pF.

#### Bipolar Output

Use the MAX5134–MAX5137 in bipolar applications with additional external components (see the *Typical Operating Circuit*).

#### Power Supplies and Bypassing Considerations

For best performance, use a separate supply for the MAX5134–MAX5137. Bypass both DVDD and AVDD with high-quality ceramic capacitors to a low-impedance ground as close as possible to the device. Minimize lead lengths to reduce lead inductance. Connect both MAX5134–MAX5137 GND inputs to the analog ground plane.

Table 2. MAX5134/MAX5136 Input Code vs. Output Voltage

DAC LATCH CONTENTS		ANALOG OUTPUT, V <sub>OUT_</sub>
MSB	LSB	
1111 1111 1111 1111		V <sub>REF</sub> × (65,535/65,536)
1000 0000 0000 0000		V <sub>REF</sub> × (32,768/65,536) = 1/2 V <sub>REF</sub>
0000 0000 0000 0001		V <sub>REF</sub> × (1/65,536)
0000 0000 0000 0000		0

### Layout Considerations

Digital and AC transient signals on GND inputs can create noise at the outputs. Connect both GND inputs to form the star ground for the DAC system. Refer remote DAC loads to this system ground for the best possible performance. Use proper grounding techniques, such as a multilayer board with a low-inductance ground plane, or star connect all ground return paths back to the MAX5134–MAX5137 GND. Carefully lay out the traces between channels to reduce AC crosscoupling and crosstalk. Do not use wire-wrapped boards and sockets. Use shielding to improve noise immunity. Do not run analog and digital signals parallel to one another (especially clock signals) and avoid routing digital lines underneath the MAX5134–MAX5137 package.

### Definitions

#### Integral Nonlinearity (INL)

INL is the deviation of the measured transfer function from a best fit straight line drawn between two codes. For the MAX5134/MAX5136, this best fit line is a line drawn between codes 3072 and 64,512 of the transfer function, once offset and gain errors have been nullified. For the MAX5135/MAX5137, this best fit line is a line drawn between codes 192 and 4032 of the transfer function, once offset and gain errors have been nullified.

#### Differential Nonlinearity (DNL)

DNL is the difference between an actual step height and the ideal value of 1 LSB. If the magnitude of the DNL is greater than -1 LSB, the DAC guarantees no missing codes and is monotonic.

Table 3. MAX5135/MAX5137 Input Code vs. Output Voltage

DAC LATCH CONTENTS				ANALOG OUTPUT, V <sub>OUT_</sub>
MSB		LSB		
1111	1111	1111	XXXX	V <sub>REF</sub> × (4095/4096)
1000	0000	0000	XXXX	V <sub>REF</sub> × (2048/4096)
0000	0000	0001	XXXX	V <sub>REF</sub> × (1/4096)
0000	0000	0000	XXXX	0

# MAX5134–MAX5137

## Pin-/Software-Compatible, 16-/12-Bit, Voltage-Output DACs

### Offset Error

Offset error indicates how well the actual transfer function matches the ideal transfer function at a single point. Typically, the point at which the offset error is specified is at or near the zero-scale point of the transfer function.

### Gain Error

Gain error is the difference between the ideal and the actual full-scale output voltage on the transfer curve, after nullifying the offset error. This error alters the slope of the transfer function and corresponds to the same percentage error in each step.

### Settling Time

The settling time is the amount of time required from the start of a transition, until the DAC output settles to the new output value within the converter's specified accuracy.

### Digital Feedthrough

Digital feedthrough is the amount of noise that appears on the DAC output when the DAC digital control lines are toggled.

### Digital-to-Analog Glitch Impulse

A major carry transition occurs at the midscale point where the MSB changes from low to high and all other bits change from high to low, or where the MSB changes from high to low and all other bits change from low to high. The duration of the magnitude of the switching glitch during a major carry transition is referred to as the digital-to-analog glitch impulse.

### Digital-to-Analog Power-Up Glitch Impulse

The digital-to-analog power-up glitch is the duration of the magnitude of the switching glitch that occurs as the device exits power-down mode.


### DC DAC-to-DAC Crosstalk

Crosstalk is the amount of noise that appears on a DAC output set to 0 when the other DAC is updated from 0 to AVDD

## Chip Information

PROCESS: BiCMOS


## Pin Configurations



# MAX5134-MAX5137

## Pin-/Software-Compatible, 16-/12-Bit, Voltage-Output DACs


### Functional Diagrams



# MAX5134–MAX5137

## Pin-/Software-Compatible, 16-/12-Bit, Voltage-Output DACs


### Functional Diagrams (continued)



# MAX5134-MAX5137

## Pin-/Software-Compatible, 16-/12-Bit, Voltage-Output DACs

### Typical Operating Circuit



**NOTE:** SHOWN IN BIPOLAR CONFIGURATION.

### Package Information

For the latest package outline information and land patterns (footprints), go to [www.maximintegrated.com/packages](http://www.maximintegrated.com/packages). Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
24 TQFN-EP	T2444+4	<a href="#">21-0139</a>	<a href="#">90-0022</a>
16 TSSOP	U16+2	<a href="#">21-0066</a>	<a href="#">90-0117</a>

# MAX5134–MAX5137

## Pin-/Software-Compatible, 16-/12-Bit, Voltage-Output DACs

### Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	7/08	Initial release of MAX5134.	—
1	10/08	Initial release of MAX5135/MAX5136/MAX5137.	1–19
2	1/10	Added the TSSOP package to the <i>Ordering Information</i> table, <i>Absolute Maximum Ratings</i> section, and <i>Pin Description</i> table.	1, 2, 9
		Changed the Major Code Transition Analog Glitch Impulse parameter in the <i>Electrical Characteristics</i> table from 12nV•s (typ) to 25nV•s (typ).	3
		In the <i>Typical Operating Characteristics</i> ; added “SCLK = 0Hz” to TOC22, changed TOC28 to “500mV/div” from “500mV”; and changed the title of TOC30 to “Reference Input Response vs. Frequency.”	7, 8
		Added a statement to the <i>Internal Reference</i> section regarding using a resistor in series.	10
		Changed the <i>Functional Diagrams</i> to show $\overline{\text{LDAC}}$ drawn to the DAC register.	16, 17
		Replaced the <i>Typical Operating Circuit</i> to show the correct op amp.	18
3	1/13	Revised the Absolute Maximum Ratings and added the <i>Package Thermal Characteristics</i> section. Updated the <i>Electrical Characteristics</i> table.	2–4, 9
4	11/13	Revised <i>Ordering Information</i> .	1



Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

**Maxim Integrated 160 Rio Robles, San Jose, CA 95134 USA 1-408-601-1000**

**19**