#### **ABSOLUTE MAXIMUM RATINGS**

(Voltages Referenced to GND)	
V+	0.3V to +44.0V
V	44.0V to +0.3V
V+ to V	0.3V to +44.0V
COM, IN (Note 1)	(V0.3V) to $(V++0.3V)$
NC, NO (Note 2)	(V+ - 36V) to (V- + 36V)
NC, NO to COM	36V to +36V
Continuous Current into Any Terminal.	±30mA
Peak Current into Any Terminal	
(pulsed at 1ms, 10% duty cycle)	±50mA

Continuous Power Dissipation ( $T_A = +70$	0°C) (Note 2)
6-Pin SOT23-6 (derate 7.1mW/°C above	ve +70°C)696mW
8-Pin µMAX (derate 4.10mW/°C above	+70°C)330mW
Operating Temperature Ranges	
MAX45_0EUT	40°C to +85°C
MAX45_0EUA	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10sec)	+300°C

- Note 1: COM and IN pins are not fault protected. Signals on COM or IN exceeding V+ or V- are clamped by internal diodes. Limit forward diode current to maximum current rating.
- Note 2: NC and NO pins are fault protected. Signals on NC or NO exceeding -36V to +36V may damage the device. These limits apply with power applied to V+ or V-, or ±40V with V+ = V- = 0.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS—Dual Supplies**

 $(V+ = +15V, V- = -15V, GND = 0, V_{IH} = 2.4V, V_{IL} = 0.8V, T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25$ °C.) (Note 3)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS
ANALOG SWITCH			•	•			-
Fault-Free Analog Signal Range	V <sub>NO</sub> , V <sub>NC</sub>	Applies with power on or off	Е	V-		V+	V
On-Resistance	Post	Vac. 10V lac. 1mA	+25°C		125	160	Ω
OII-I lesistance	RON $V_{COM} = \pm 10V, I_{COM} = 1mA$	Е			225	7 22	
NO or NC Off-Leakage Current	I <sub>NO(OFF),</sub>	$V_{COM} = \pm 14V;$	+25°C	-0.5	0.01	0.5	nA
(Notes 4, 5)	INC(OFF)	$V_{NO}$ , $V_{COM} = \mp 14V$	Е	-10		10	7 ''^
COM Off-Leakage Current	loom(off)	$V_{COM} = \pm 14V;$	+25°C	-0.5	0.01	0.5	nA
(Notes 4, 5)	ICOM(OFF)	$V_{NO}$ , $V_{NC} = \mp 14V$	Е	-10		10	7 114
COM On-Leakage Current	loorworn	V <sub>COM</sub> = ±14V; V <sub>NO</sub> , V <sub>NC</sub> =		-0.5	0.01	0.5	nΛ
(Notes 4, 5)	lotes 4, 5)    COM(ON)   ±14V or unconnected		Е	-20		20	nA nA
<b>FAULT</b> (V+ = +15V, V- = -15V, ur	nless otherwise r	noted.)					
Fault-Protected Analog	V <sub>NO</sub> , V <sub>NC</sub>	Applies with power on (Note 6)	E	-36		36	V
Signal Range	VNO, VNC	Applies with power off (Note 6)		-40		40	7 v
COM Off-Leakage Current,	loov(off)	V <sub>NO</sub> or V <sub>NC</sub> = ±36V	+25°C	-10		10	nA
Supplies On	ICOM(OFF) VNO	ANO OLANC = #364	Е	-200		200	7 114
IO or NC Input Leakage	1	$I_{NO}$ , $I_{NC}$ $V_{NO}$ or $V_{NC} = \pm 36V$ , $V_{COM} = \mp 10V$ $+25^{\circ}C$	+25°C	-20		20	nA
Current, Supplies On	I INO, INC		-200		200	7 ''^	
NO or NC Input Leakage	$I_{NO}$ , $I_{NC}$ $V_{NO}$ or $V_{NC} = \pm 40V$ , $V_{+} = 0$ , $V_{-} = 0$	$V_{NO}$ or $V_{NC} = \pm 40V$ ,	+25°C	-20	0.1	20	nA
Current, Supplies Off		Е	-200		200	7 ''A	
Clamp Output Current,	loou	V <sub>NO</sub> or V <sub>NC</sub> = 36V	+25°C	8	11	13	
Supplies On	blies On $V_{NO}$ or $V_{NC} = -36V$		+25 0	-12	-10	-7	→ mA

### **ELECTRICAL CHARACTERISTICS—Dual Supplies (continued)**

(V+ = +15V, V- = -15V,  $V_{IH}$  = 2.4V,  $V_{IL}$  = 0.8V, GND = 0,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A$  = +25°C.) (Note 3)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS	
Clamp Output Resistance,	D	V 05 V + 26V	+25°C		1	2.5	kΩ	
Supplies On	R <sub>COM</sub>	$V_{NO}$ or $V_{NC} = \pm 36V$	Е			3	KS2	
Fault Trip Threshold			+25°C	V 0.4		V+ + 0.4	V	
Fault Output Turn-On Delay Time		$V_{IN} = \pm 25V$ , $R_L = 10k\Omega$	+25°C		10		ns	
Fault Recovery Time		$V_{IN} = \pm 25V$ , $R_L = 10k\Omega$	+25°C		2.5		μs	
LOGIC INPUT				•				
IN Input Logic High	V <sub>INH</sub>		Е	2.4			V	
IN Input Logic Low	V <sub>INL</sub>		Е			0.8	V	
IN Input Current	linh, linl	V <sub>IN</sub> = 0.8V or 2.4V	+25°C	-1	0.03	1	μΑ	
in input current	IINH, IINL	VIIV = 0.8V 01 2.4V	Е	-5		5	μΑ	
SWITCH DYNAMIC CHARACT	ERISTICS							
Turn-On Time	ton	$V_{NO}$ or $V_{NC} = \pm 10V$ , $R_L = 2k\Omega$ ,	+25°C		350	500	ne	
rum-on nine	ton	C <sub>L</sub> = 35pF, Figure 2	Е			600	ns	
Turn-Off Time	+0==	$V_{NO}$ or $V_{NC} = \pm 10V$ , $R_L = 2k\Omega$ ,	+25°C		60	175	ns	
Turn-Oπ Time	tOFF	C <sub>L</sub> = 35pF, Figure 2	Е			250		
Charge Injection (Note 7)	Q	$C_L = 1nF, V_{NO} = 0,$ $R_S = 0\Omega$ , Figure 3	+25°C		1.5	5	рС	
NO or NC Off-Capacitance	C <sub>N(OFF)</sub>	f = 1MHz, Figure 4	+25°C		10		рF	
COM Off-Capacitance	C <sub>COM(OFF)</sub>	f = 1MHz, Figure 4	+25°C		5		рF	
COM On-Capacitance	C <sub>COM</sub> (ON)	f = 1MHz, Figure 4	+25°C		10		pF	
Off-Isolation (Note 8)	VC <sub>ISO</sub>	$R_L = 50\Omega$ , $C_L = 15pF$ , $V_{N} = 1V_{RMS}$ , $f = 1MHz$ , Figure 5	+25°C		-62		dB	
POWER SUPPLY								
Power-Supply Range	V+, V-		Е	±4.5		±20	V	
V+ Supply Current	1+	Viv. O or EV	+25°C		100	175		
v+ Supply Current	1+	$V_{IN} = 0 \text{ or } 5V$	Е			250	μA	
V- Supply Current	I-	\\ = 0 or 5\\	+25°C		50	100		
	1-	$V_{IN} = 0 \text{ or } 5V$	Е			175	μA	
		Viv. 0 or 15V	+25°C	-1	0.01	1		
CNID Cumply Current	leve	V <sub>IN</sub> = 0 or 15V	Е			10	1	
GND Supply Current	IGND	V <sub>IN</sub> = 5V	+25°C		50	100	μA	
		vIN = 2A	Е			175	7	



### **ELECTRICAL CHARACTERISTICS—Single +12V Supply**

 $(V+=+12V, V-=0, GND=0, V_{IH}=2.4V, V_{IL}=0.8V, T_A=T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A=+25^{\circ}C$ .) (Note 3)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS
ANALOG SWITCH							
Fault-Free Analog Signal Range	V <sub>NO</sub> , V <sub>NC</sub>	Applies with power on or off	Е	0		V+	V
On-Resistance	Ron	V <sub>COM</sub> = 10V,	+25°C		260	390	Ω
On-nesistance	HON	I <sub>COM</sub> = 1mA	E			500	22
NO or NC Off-Leakage Current	INO(OFF),	V <sub>COM</sub> = 10V, 1V;	+25°C	-0.5	0.01	0.5	nA
(Notes 4, 5, 9)	I <sub>NC(OFF)</sub>	$V_{NO}$ , $V_{NC} = 1V$ , $10V$	E	-10		10	
COM Off-Leakage Current	ICOM(OFF)	$V_{COM} = 1V, 10V;$	+25°C	-0.5	0.01	0.5	nA
(Notes 4, 5, 9)	·COM(OI1)	$V_{NO}$ , $V_{NC} = 10V$ , $1V$	Е	-10		10	
COM On-Leakage Current	I <sub>COM(ON)</sub>	$V_{COM} = 1V$ , $10V$ ; $V_{NO}$ , $V_{NC} =$	+25°C	-0.5	0.01	0.5	nA
(Notes 4, 5, 9)	-COM(ON)	1V, 10V, or unconnected	Е	-20		20	
FAULT							
Fault-Protected Analog	V <sub>NO</sub> , V <sub>NC</sub>	Applies with power on (Note 6)	E	-36		36	V
Signal Range	VINO, VINC	Applies with power off (Note 6)	_	-40		40	
COM Off-Leakage Current,	Ісом	$V_{NO}$ or $V_{NC} = \pm 36V$	+25°C	-10		10	nA
Supply On	ICOM	1100 01 1100 = ±001	Е	-200		200	
NO or NC Input Leakage	I <sub>NO</sub> , I <sub>NC</sub>	$V_{NO}$ or $V_{NC} = \pm 36V$ ,		-20		20	nA
Current, Supply On	110, 110	VCOM = 0	Е	-200		200	10.
NO or NC Input Leakage	INO, INC	$V_{NO}$ or $V_{NC} = \pm 40V$ ,	+25°C	-20	0.1	20	nA
Current, Supply Off		V+ = 0, V- = 0	Е	-200		200	10.
Clamp Output Current, Supply On	ICOM	V <sub>NO</sub> or V <sub>NC</sub> = 36V	+25°C	2	3	5	mA
Clamp Output Resistance, Supply On	R <sub>COM</sub>	V <sub>NO</sub> or V <sub>NC</sub> = 36V	+25°C		2.4	5	kΩ
LOGIC INPUT			l .				1
IN Input Logic High	VINH		Е	2.4			V
IN Input Logic Low	V <sub>INL</sub>		Е			0.8	V
IN Input Current		)	+25°C	-1	0.03	1	
IN Input Current	I <sub>INH</sub> , I <sub>INL</sub>	$V_{IN} = 0.8V \text{ or } 2.4V$	Е	-5		5	μΑ

! \_\_\_\_\_\_ /N/XI/N

### **ELECTRICAL CHARACTERISTICS—Single +12V Supply (continued)**


 $(V+=+12V, V-=0, GND=0, V_{IH}=2.4V, V_{IL}=0.8V, T_A=T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A=+25^{\circ}C$ .) (Note 3)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS
SWITCH DYNAMIC CHARACTI	RISTICS		I.				1
Turn-On Time	+	$V_{NO}$ or $V_{NC} = 7V$ , $R_L = 2k\Omega$ ,	+25°C		500	750	ns
Turn-On Time	ton	C <sub>L</sub> = 35pF, Figure 2	Е			1000	TIS
Turn-Off Time	toff	$V_{NO}$ or $V_{NC} = 7V$ , $R_L = 2k\Omega$ ,	+25°C		60	200	ns
Turn-Oil Time	UFF	$C_L = 35pF$ , Figure 2	Е			300	7 115
Charge Injection (Note 7)	Q	$C_L = 1nF, V_{NO} = 0,$ $R_S = 0\Omega, Figure 3$	+25°C		1	5	рС
NO or NC Off-Capacitance	C <sub>NO(OFF)</sub> , C <sub>NC(OFF)</sub>	f = 1MHz, Figure 4	+25°C		9		pF
COM Off-Capacitance	CCOM(OFF)	V <sub>COM</sub> = 0, f = 1MHz, Figure 4	+25°C		9		pF
COM On-Capacitance	C <sub>COM(ON)</sub>	V <sub>COM</sub> = V <sub>NO</sub> = 0, f = 1MHz, Figure 4 +25°C		22		pF	
Off-Isolation (Note 8)	V <sub>ISO</sub>	$R_L = 50\Omega$ , $C_L = 15pF$ , $V_{IN} = 1V_{RMS}$ , $f = 1MHz$ , Figure 5	5 +25°C -62			dB	
POWER SUPPLY	•		•				•
Power-Supply Range	V+		Е	9		36	V
V+ Supply Current	1+	V <sub>IN</sub> = 0 or 5V	+25°C		50	125	μΑ
	17		Е			175	μA
V- and GND Supply Current		V <sub>IN</sub> = 0 or 12V	+25°C		25	75	μΑ
	IGND		Е			125	μ/ (
v and and capply current	IGND	$V_{IN} = 0 \text{ or } 5V$ +25°C E		50	125	μΑ	
						175	Ι μ, τ

- Note 3: Algebraic convention is used in this data sheet; the most negative value is shown in the minimum column.
- Note 4: Leakage parameters are 100% tested at maximum-rated hot temperature and guaranteed by correlation at TA = +25°C.
- **Note 5:** SOT packages are 100% tested at +25°C. Limits at the maximum-rated temperature are guaranteed by design and correlation limits at +25°C. Leakage tests for the SOT package are typical only.
- **Note 6:** NC and NO pins are fault protected. Signals on NC or NO exceeding -36V to +36V may damage the device. These limits apply with power applied to V+ or V-, or ±40V with V+ = V- = 0.
- Note 7: Guaranteed by design.
- Note 8: Off isolation =  $20\log_{10} [V_{COM} / (V_{NC} \text{ or } V_{NO})]$ ,  $V_{COM} = \text{output}$ ,  $V_{NC} \text{ or } V_{NO} = \text{input to off switch.}$
- Note 9: Leakage testing for single-supply operation is guaranteed by testing with dual supplies.


### **Typical Operating Characteristics**


 $(T_A = +25$ °C, unless otherwise noted.)



### Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C, unless otherwise noted.)$ 





### **Pin Description**

PIN		NAME	FUNCTION			
SOT23-6	μМΑХ	IVAIVIL	FUNCTION			
1	8	V+	Positive Supply Voltage Input			
2	5	V-	Negative Supply Voltage Input. Connect to GND for single-supply operation.			
3	6	IN	Logic Control Digital Input			
4	4	GND	Ground			
5	1	СОМ	Analog Switch Common Terminal			
6	3	NC or NO	Fault-Protected Analog Switch—normally closed (NC) for MAX4510; normally open (NO) for MAX4520			
_	2, 7	N.C.	No Connection. Not internally connected.			

## Detailed Description

#### Overview of Traditional Fault-Protected Switches

The MAX4510/MAX4520 are fault-protected CMOS analog switches with unusual operation and construction. Traditional fault-protected switches are constructed by three series FETs. This produces good off characteristics, but fairly high on-resistance when the signals are within about 3V of each supply rail. As the voltage on one side of the switch approaches within about 3V of either supply rail (a fault condition), the switch impedance becomes higher, limiting the output signal range (on the protected side of the switch) to approximately 3V less than the appropriate polarity supply voltage.

During a fault condition, the output current that flows from the protected side of the switch into its load comes from the fault source on the other side of the switch. If the switch is open or the load is extremely high impedance, the input current will be very low. If the switch is on and the load is low impedance, enough current will flow from the source to maintain the load voltage at 3V less than the supply.




Figure 1. Functional Diagram

#### Overview of MAX4510/MAX4520

The MAX4510/MAX4520 differ considerably from traditional fault-protection switches, with several advantages. First, they are constructed with two parallel FETs, allowing very low on-resistance when the switch is on. Second, they allow signals on the NC or NO pins that are within or slightly beyond the supply rails to be passed through the switch to the COM terminal, allowing rail-to-rail signal operation. Third, when a signal on NC or NO exceeds the supply rails by about 50mV (a fault condition), the voltage on COM is limited to the appropriate polarity supply voltage. Operation is identical for both fault polarities. The fault-protection extends to ±36V from GND.

During a fault condition, the NO or NC input pin becomes high impedance regardless of the switch state or load resistance. If the switch is on, the COM output current is furnished from the V+ or V- pin by "booster" FETs connected to each supply pin. These FETs can typically source or sink up to 13mA.

When power is removed, the fault protection is still in effect. In this case, the NO or NC terminals are a virtual open circuit. The fault can be up to  $\pm 40$ V.

The COM pin is not fault protected; it acts as a normal CMOS switch pin. If a voltage source is connected to the COM pin, it should be limited to the supply voltages. Exceeding the supply voltage will cause high currents to flow through the ESD protection diodes, possibly damaging the device (see *Absolute Maximum Ratings*).

#### **Internal Construction**

Internal construction is shown in Figure 1, with the analog signal paths shown in bold. A single normally open (NO) switch is shown; the normally closed (NC) configuration is identical except the logic-level translator becomes an inverter. The analog switch is formed by the parallel combination of N-channel FET N1 and P-channel FET P1, which are driven on and off simultaneously according to the input fault condition and the logic-level state.

\_\_ /N/XI/VI

#### **Normal Operation**

Two comparators continuously compare the voltage on the NO (or NC) pin with V+ and V-. When the signal on NO or NC is between V+ and V-, the switch acts normally, with FETs N1 and P1 turning on and off in response to IN signals. The parallel combination of N1 and P1 forms a low-value resistor between NO (or NC) and COM so that signals pass equally well in either direction.

#### **Positive Fault Condition**

When the signal on NO (or NC) exceeds V+ by about 50mV, the high-fault comparator output is high, turning off FETs N1 and P1. This makes the NO (or NC) pin high impedance regardless of the switch state. If the switch state is "off," all FETs are turned off and both NO (or NC) and COM are high impedance. If the switch state is "on," FET P2 is turned on, sourcing current from V+ to COM.

#### **Negative Fault Condition**

When the signal on NO (or NC) exceeds V- by about 50mV, the low-fault comparator output is high, turning off FETs N1 and P1. This makes the NO (or NC) pin high impedance regardless of the switch state. If the switch state is "off," all FETs are turned off and both NO (or NC) and COM are high impedance. If the switch state is "on," FET N2 is turned on, sinking current from COM to V-.

#### **Transient Fault Response and Recovery**

When a fast rise-time and fall-time transient on IN exceeds V+ or V-, the output (COM) follows the input (IN) to the supply rail with only a few nanoseconds delay. This delay is due to the switch on-resistance and circuit capacitance to ground. When the input transient returns to within the supply rails, however, there is a longer output recovery time delay. For positive faults, the recovery time is typically 3.5µs. For negative faults, the recovery time is typically 1.3µs. These values depend on the COM output resistance and capacitance. The delays are not dependent on the fault amplitude. Higher COM output resistance and capacitance increase recovery times.

#### **COM and IN Pins**

FETs N2 and P2 can source about  $\pm 13$ mA from V+ or V-to the COM pin in the fault condition. Ensure that if the COM pin is connected to a low-resistance load, the absolute maximum current rating of 30mA is never exceeded, both in normal and fault conditions.

The GND, COM, and IN pins do not have fault protection. Reverse ESD-protection diodes are internally connected between GND, COM, IN, and both V+ and V-. If a signal on GND, COM, or IN exceeds V+ or V- by more

than 300mV, one of these diodes will conduct heavily. During normal operation these reverse-biased ESD diodes leak a few nanoamps of current to V+ and V-.

#### Fault-Protection Voltage and Power Off

The maximum fault voltage on the NC or NO pins is ±36V with power applied and ±40V with power off.

#### **Failure Modes**

The MAX4510/MAX4520 are not lightning arrestors or surge protectors.

Exceeding the fault-protection voltage limits on NO or NC, even for very short periods, can cause the device to fail

#### Ground

There is no connection between the analog signal path and GND. The analog signal path consists of an N-channel and P-channel MOSFET with their sources and drains paralleled and their gates driven out of phase to V+ and V- by the logic-level translators.

V+ and GND power the internal logic and logic-level translators and set the input logic thresholds. The logic-level translators convert the logic levels to switched V+ and V- signals to drive the gates of the analog switch. This drive signal is the only connection between the power supplies and the analog signal. GND, IN, and COM have ESD-protection diodes to V+ and V-.

#### **IN Logic-Level Thresholds**

The logic-level thresholds are CMOS and TTL compatible when V+ is +15V. As V+ is raised, the threshold increases slightly, and when V+ reaches 25V, the level threshold is about 2.8V—above the TTL output high-level minimum of 2.4V, but still compatible with CMOS outputs (see *Typical Operating Characteristics*).

Increasing V- has no effect on the logic-level thresholds, but it does increase the gate-drive voltage to the signal FETs, reducing their on-resistance.

#### **Dual Supplies**

The MAX4510/MAX4520 operate with dual supplies between  $\pm 4.5$ V and  $\pm 20$ V. The V+ and V- supplies need not be symmetrical, but their difference cannot exceed the absolute maximum rating of 44V.

#### **Single Supply**

The MAX4510/MAX4520 operate from a single supply between +9V and +36V when V- is connected to GND.

## Test Circuits/Timing Diagrams




Figure 2. Switch Turn-On/Turn-Off Times




Figure 3. Charge Injection

### Test Circuits/Timing Diagrams (continued)




Figure 4. COM, NO, and NC Capacitance





Figure 5. Frequency Response and Off-Isolation

\_\_\_\_\_Chip Information


**TRANSISTOR COUNT: 139** 



### Pin Configurations/Functional Diagrams/Truth Tables (continued)



### **Package Information**



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

12 \_\_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 1999 Maxim Integrated Products

Printed USA

is a registered trademark of Maxim Integrated Products.