ABSOLUTE MAXIMUM RATINGS

0.3V to +5.5V
0.3V to (V _{CCG} + 0.3V)
, , ,
0.3V to (VCCP + 0.3V)
+23dBm
±1mA

Continuous Power Dissipation ($T_A = +70^{\circ}C$)	
28-Pin Thin QFN-EP	
(derate 21mW/°C above +70°C)	1667mW
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

(MAX2009 EV kit; $V_{CCG} = V_{CCP} = +4.75V$ to +5.25V; no RF signal applied; INP, ING, OUTP, OUTG are AC-coupled and terminated to 50Ω ; $V_{PE_S1} = open$; PBEXP shorted to PBRAW; $V_{PDCS1} = V_{PDCS2} = 0.8V$; $V_{PBIN} = V_{GBP} = V_{GCS} = GND$; $V_{GFS} = V_{CCG}$; $V_{CCG} = V_{CCP} = +5.0V$, $V_{CCG} = V_{CCP} = +5.0V$

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
Supply Voltage	VCCG, VCCP	4.75		5.25	V	
Supply Current	VCCP		5.8	7	mA	
Supply Current	Vccg		10	12.1	IIIA	
Analog Input Voltage Renge	PBIN, PBRAW	0		VCCP	V	
	Vccg	V				
	V _{GFS} = V _{GCS} = V _{PBRAW} = 0V	-2		+2		
Analog Input Current	$V_{GBP} = 0 \text{ to } +5V$	-100		+170	μΑ	
	$V_{PBIN} = 0 \text{ to } +5V$	-100		+220		
Logic-Input High Voltage	PDCS1, PDCS2 (Note 1)	2.0			V	
Logic-Input Low Voltage	PDCS1, PDCS2 (Note 1)			0.8	V	
Logic Input Current		-2		+2	μΑ	

___ /N/XI/N

AC ELECTRICAL CHARACTERISTICS

 $(\text{MAX2009 EV kit, V}_{CCG} = \text{V}_{CCP} = +4.75\text{V to } +5.25\text{V}, 50\Omega \text{ environment, P}_{IN} = -20\text{dBm, f}_{IN} = 1200\text{MHz to } 2500\text{MHz, V}_{GCS} = +1.0\text{V}, \text{V}_{GFS} = +5.0\text{V}, \text{V}_{GBP} = +1.2\text{V}, \text{V}_{PBIN} = \text{V}_{PDCS1} = \text{V}_{PDCS2} = 0\text{V}, \text{V}_{PF_S1} = +5\text{V}, \text{V}_{PBRAW} = \text{V}_{PBEXP}, \text{T}_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}. \text{ Typical values are at f}_{IN} = 2140\text{MHz, V}_{CCG} = \text{V}_{CCP} = +5\text{V}, \text{T}_{A} = +25^{\circ}\text{C}, \text{ unless otherwise noted.)} \text{ (Notes 1, 2)}$

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS			
Operating Frequency Range		1200		2500	MHz			
VSWR	ING, INP, OUTG, OUTP		1.3:1					
PHASE CONTROL SECTION								
Nominal Gain			-7.5		dB			
Gain Variation Over Temperature	$T_A = -40$ °C to $+85$ °C		-1.4		dB			
Gain Flatness	Over a 100MHz band		±0.1		dB			
Phase-Expansion Breakpoint Maximum	V _{PBIN} = +5V		23		dBm			
Phase-Expansion Breakpoint Minimum	V _{PBIN} = 0V		3.7		dBm			
Phase-Expansion Breakpoint Variation Over Temperature	$T_A = -40$ °C to +85°C		±1.3		dB			
Di F	VPF_S1 = +5V, VPDCS1 = VPDCS2 = 0V, P _{IN} = -20 dBm to +23 dBm		23.7					
	V _{PDCS1} = 5V, V _{PDCS2} = 0V, V _{PF_S1} = +1.5V		14.2	Dograda				
Phase Expansion	V _{PDCS1} = 0V, V _{PDCS2} = 5V, V _{PF_S1} = +1.5V		9.2		Degrees			
	VPF_S1 = 0V, VPDCS1 = VPDCS2 = +5V, P _{IN} = -20dBm to +23dBm		7.6					
Phase-Expansion Slope Maximum	$P_{IN} = +15dBm$		1.2		Degrees /dB			
Phase-Expansion Slope Minimum	V _{PF_S1} = 0V, V _{PDCS1} = V _{PDCS2} = +5V, P _{IN} = +15dBm		0.4		Degrees /dB			
Phase Slope Variation Over Temperature	$P_{IN} = +15 dBm$, $T_A = -40^{\circ}C$ to $+85^{\circ}C$		-0.1		Degrees /dB			
Phase Ripple	Over a 100MHz band, deviation from linear phase		±0.15		Degrees			
Noise Figure			7.5		dB			
Absolute Group Delay	Interconnects de-embedded		0.7		ns			
Group Delay Ripple	Over a 100MHz band		±0.03		ns			
Parasitic Gain Expansion	$P_{IN} = -20$ dBm to $+23$ dBm		0.9		dB			



AC ELECTRICAL CHARACTERISTICS (continued)

 $(\text{MAX2009 EV kit, V}_{CCG} = \text{V}_{CCP} = +4.75\text{V to } +5.25\text{V}, 50\Omega \text{ environment, P}_{IN} = -20\text{dBm, f}_{IN} = 1200\text{MHz to } 2500\text{MHz, V}_{GCS} = +1.0\text{V}, \text{V}_{GFS} = +5.0\text{V}, \text{V}_{GBP} = +1.2\text{V}, \text{V}_{PBIN} = \text{V}_{PDCS1} = \text{V}_{PDCS2} = 0\text{V}, \text{V}_{PF}_{S1} = +5\text{V}, \text{V}_{PBRAW} = \text{V}_{PBEXP}, \text{T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C}. \text{ Typical values are at f}_{IN} = 2140\text{MHz}, \text{V}_{CCG} = \text{V}_{CCP} = +5\text{V}, \text{T}_{A} = +25^{\circ}\text{C}, \text{ unless otherwise noted.}) \text{ (Notes 1, 2)}$

PARAMETER	CONDITIONS	MIN TYP MAX	UNITS		
GAIN CONTROL SECTION		<u> </u>			
		-16			
Nominal Gain	V _{GCS} = 0V, V _{GFS} = +5V	-23	dB		
	V _{GCS} = +5V, V _{GFS} = 0V	-8.5			
Gain Variation Over Temperature	$T_A = -40$ °C to $+85$ °C	-1	dB		
Gain Flatness	Over a 100MHz band	±0.3	dB		
Gain-Expansion Breakpoint Maximum	V _{GBP} = +5V	23	dBm		
Gain-Expansion Breakpoint Minimum	V _{GBP} = +0.5V	-3	dBm		
Gain-Expansion Breakpoint Variation Over Temperature	$T_A = -40$ °C to +85°C	-0.3	dB		
Gain Evnancian	$V_{GFS} = +5V$, $P_{IN} = -20$ dBm to $+23$ dBm	3m 6.6			
Gain Expansion	$V_{GFS} = 0V$, $P_{IN} = -20$ dBm to $+23$ dBm	3.6	dB		
Cain Europaian Clara	$V_{GFS} = +5V$, $P_{IN} = +15$ dBm	0.5	dB/dB		
Gain-Expansion Slope	$V_{GFS} = +0V$, $P_{IN} = +15dBm$	0.26	ub/ub		
Gain Slope Variation Over Temperature	$P_{IN} = +15 dBm$, $T_A = -40^{\circ}C$ to $+85^{\circ}C$	-0.04	dB/dB		
Noise Figure		16	dB		
Absolute Group Delay	Interconnects de-embedded	0.61	ns		
Group Delay Ripple	Over a 100MHz band	±0.01	ns		
Phase Ripple	Over a 100MHz band, deviation from linear phase	±0.07	Degrees		
Parasitic Phase Expansion	$P_{IN} = -20$ dBm to $+23$ dBm	5	Degrees		


Note 1: Guaranteed by design and characterization.


Note 2: All limits reflect losses and characteristics of external components shown in the *Typical Application Circuit*, unless otherwise noted.

Typical Operating Characteristics

Phase Control Section


(MAX2009 EV kit, VCCP = +5.0V, PIN = -20dBm, VPBIN = 0V, VPF_S1 = +5.0V, VPDCS1 = VPDCS2 = 0V, fIN = 2140MHz, TA = +25°C, unless otherwise noted.)






$$\begin{split} &A = V_{PDCS1} = V_{PDCS2} = V_{PF_S1} = 0V \\ &B = V_{PDCS1} = V_{PDCS2} = 0V, \ V_{PF_S1} = 5V \\ &C = V_{PDCS1} = V_{PDCS2} = 5V, \ V_{PF_S1} = 0V \end{split}$$

 $D = V_{PDCS1} = V_{PDCS2} = V_{PF_S1} = 5V$




 $\begin{array}{l} A = V_{PDCS1} = V_{PDCS2} = V_{PF_S1} = \ 0V \\ B = V_{PDCS1} = V_{PDCS2} = 0V, \ V_{PF_S1} = \ 5V \end{array}$ $C = V_{PDCS1} = V_{PDCS2} = 5V, V_{PF_S1} = 0V$ $D = V_{PDCS1} = V_{PDCS2} = V_{PF_S1} = 5V$

LARGE-SIGNAL INPUT RETURN LOSS vs. FREQUENCY



A = V_{PDCS1} = V_{PDCS2} = V_{PF_S1} = 0V B = V_{PDCS1} = V_{PDCS2} = V_{F_S1} = 5V C = V_{PDCS1} = V_{PDCS2} = 5V, V_{PF_S1} = 0V D = V_{PDCS1} = V_{PDCS2} = V_{PF_S1} = 5V


LARGE-SIGNAL OUTPUT RETURN LOSS vs. FREQUENCY



A = V_{PDCS1} = V_{PDCS2} = V_{PF_S1} = 0V B = V_{PDCS1} = V_{PDCS2} = 0V, V_{PF_S1} = 5V

C = V_{PDCS1} = V_{PDCS2} = 5V, V_{PF_S1} = 0V D = V_{PDCS1} = V_{PDCS2} = V_{PF_S1} = 5V


SMALL-SIGNAL GAIN vs. FREQUENCY





Typical Operating Characteristics (continued)


Phase Control Section (continued)


(MAX2009 EV kit, $V_{CCP} = +5.0V$, $P_{IN} = -20dBm$, $V_{PBIN} = 0V$, $V_{PF_S1} = +5.0V$, $V_{PDCS1} = V_{PDCS2} = 0V$, $f_{IN} = 2140MHz$, $T_A = +25^{\circ}C$, unless otherwise noted.)























Typical Operating Characteristics (continued)


Phase Control Section (continued)


(MAX2009 EV kit, $V_{CCP} = +5.0V$, $P_{IN} = -20dBm$, $V_{PBIN} = 0V$, $V_{PF_S1} = +5.0V$, $V_{PDCS1} = V_{PDCS2} = 0V$, $f_{IN} = 2140MHz$, $T_A = +25^{\circ}C$, unless otherwise noted.)
















Typical Operating Characteristics (continued)

Phase Control Section (continued)

(MAX2009 EV kit, $V_{CCP} = +5.0V$, $P_{IN} = -20$ dBm, $V_{PBIN} = 0V$, $V_{PF_S1} = +5.0V$, $V_{PDCS1} = V_{PDCS2} = 0V$, $f_{IN} = 2140$ MHz, $T_A = +25$ °C, unless otherwise noted.)








Typical Operating Characteristics

Gain Control Section

(MAX2009 EV kit, V_{CCG} = +5.0V, P_{IN} = -20dBm, V_{GBP} = +1.2V, V_{GFS} = +5.0V, V_{GCS} = +1.0V, f_{IN} = 2140MHz, T_A = +25°C, unless otherwise noted.)








Typical Operating Characteristics (continued)


Gain Control Section (continued)

(MAX2009 EV kit, V_{CCG} = +5.0V, P_{IN} = -20dBm, V_{GBP} = +1.2V, V_{GFS} = +5.0V, V_{GCS} = +1.0V, f_{IN} = 2140MHz, T_A = +25°C, unless otherwise noted.)


LARGE-SIGNAL INPUT RETURN LOSS vs. FREQUENCY




LARGE-SIGNAL OUTPUT RETURN LOSS vs. FREQUENCY




SMALL-SIGNAL GAIN vs. FREQUENCY




SMALL-SIGNAL GAIN vs. FREQUENCY



SMALL-SIGNAL GAIN vs. V_{GCS}




SMALL-SIGNAL GAIN vs. V_{GCS}





Typical Operating Characteristics (continued)

Gain Control Section (continued)


 $(MAX2009 \text{ EV kit, V}_{CCG} = +5.0V, P_{IN} = -20dBm, V_{GBP} = +1.2V, V_{GFS} = +5.0V, V_{GCS} = +1.0V, f_{IN} = 2140MHz, T_A = +25^{\circ}C, unless = +2.0V, T_{IN} = -2.000 \text{ EV kit, V}_{CCG} = +5.000 \text{ EV$ otherwise noted.)









 $A = V_{GCS} = 0V, V_{GFS} = 0V$ $D=V_{GCS}=5V,\,V_{GFS}=0V$ $B = V_{GCS} = 0V$, $V_{GFS} = 5V$ $E = V_{GCS} = 5V$, $V_{GFS} = 5V$ $C = V_{GCS} = 1.5V$, $V_{GFS} = 5V$









MIXIM


Typical Operating Characteristics (continued)


Gain Control Section (continued)


(MAX2009 EV kit, V_{CCG} = +5.0V, P_{IN} = -20dBm, V_{GBP} = +1.2V, V_{GFS} = +5.0V, V_{GCS} = +1.0V, f_{IN} = 2140MHz, T_A = +25°C, unless otherwise noted.)














Pin Description

PIN	NAME	FUNCTION
1, 2, 4, 5, 7, 8, 10, 16, 20, 22, 26, 28	GND	Ground. Internally connected to the exposed paddle.
3	ING	RF Gain Input. Connect ING to a coupling capacitor if it is not connected to OUTP. ING is interchangeable with OUTG.
6	OUTP	RF Phase Output. Connect OUTP to a coupling capacitor if it is not connected to INP. OUTP is interchangeable with INP.
9	INP	RF Phase Input. Connect INP to a coupling capacitor. This pin is interchangeable with OUTP.
11	PFS1	Fine Phase-Slope Control Input 1. See the Typical Application Circuit.
12	PFS2	Fine Phase-Slope Control Input 2. See the Typical Application Circuit.
13	PDCS1	Digital Coarse Phase-Slope Control Range Input 1. Set to logical zero for the steepest slope.
14	PDCS2	Digital Coarse Phase-Slope Control Range Input 2. Set to logical zero for the steepest slope.
15	VCCP	Phase-Control Supply Voltage. Bypass with a 0.01µF capacitor to ground as close to the device as possible. Phase section can operate without V _{CCG} .
17	PBIN	Phase Breakpoint Control Input
18	PBEXP	Phase Expansion Output. Connect PBEXP to PBRAW to use PBIN as the breakpoint control voltage.
19	PBRAW	Uncompensated Phase Breakpoint Input
21	Vccg	Gain-Control Supply Voltage. Bypass with a 0.01µF capacitor to ground as close to the device as possible. Gain section can operate without V _{CCP} .
23	GBP	Gain Breakpoint Control Input
24	GFS	Fine Gain-Slope Control Input
25	GCS	Coarse Gain-Slope Control Input
27	OUTG	RF Gain Output. Connect OUTG to a coupling capacitor. OUTG is interchangeable with ING.
EP	GND	Exposed Ground Paddle. Solder EP to the ground plane.

Detailed Description

The MAX2009 adjustable predistorter can provide up to 12dB of ACPR improvement for high-power amplifiers by introducing gain and phase expansion to compensate for the PA's gain and phase compression. The MAX2009 enables real-time software-controlled distortion correction, as well as set-and-forget tuning through the adjustment of the expansion starting point (breakpoint) and the rate of expansion (slope). The gain and phase break-

points can be set over a 20dB input power range. The phase expansion slope is variable from 0.3°/dB to 2.0°/dB and can be adjusted for a maximum of 24° of phase expansion. The gain expansion slope is variable from 0.1dB/dB to 0.6dB/dB and can be adjusted for a maximum of 7dB gain expansion.

The following sections describe the tuning methodology best implemented with a class A amplifier. Other classes of operation may require significantly different settings.

_ /N/IXI/N

Phase Expansion Circuitry

Figure 1 shows a typical PA's phase behavior with respect to input power. For input powers less than the breakpoint level, the phase remains relatively constant. As the input power becomes greater than the breakpoint level, the phase begins to compress and deteriorate the power amplifier's linearity. To compensate for this AM-PM distortion, the MAX2009 provides phase expansion, which occurs at the same breakpoint level but with the opposite slope. The overall result is a flat phase response.

Phase Expansion Breakpoint

The phase expansion breakpoint is typically controlled by a digital-to-analog converter (DAC) connected through the PBIN pin. The PBIN input voltage range of 0V to VCC corresponds to a breakpoint input power range of 3.7dBm to 23dBm. To achieve optimal performance, the phase expansion breakpoint of the MAX2009 must be set to equal the phase compression breakpoint of the PA.

Phase Expansion Slope

The phase expansion slope of the MAX2009 must also be adjusted to equal the opposite slope of the PA's phase compression curve. The phase expansion slope of the MAX2009 is controlled by the PFS1, PFS2, PDCS1, and PDCS2 pins. With pins PFS1 and PFS2, AC-coupled and connected to a variable capacitor or varactor diode,

the PFS1 and PFS2 pins perform the task of fine tuning the phase expansion slope. Since off-chip varactor diodes are recommended for this function, they must be closely matched and identically biased. A minimum effective capacitance of 2pF to 6pF is required to achieve the full phase slope range as specified in the *Electrical Characteristics* tables.

As shown in Figure 2, the varactors connected to PFS1 and PFS2 are in series with three internal capacitors on each pin. By connecting and disconnecting these internal capacitors, a larger change in phase expansion slope can be achieved through the logic levels presented at the PDCS1 and PDCS2 pins. The phase expansion slope is at its maximum when both VPDCS1 and VPDCS2 equal OV. The phase tuning has a minimal effect on the small-signal gain.

Gain Expansion Circuitry

In addition to phase compression, the PA also suffers from gain compression (AM-AM) distortion, as shown in Figure 3. The PA gain curve remains flat for input powers below the breakpoint level, and begins to compress at a given rate (slope) for input powers greater than the breakpoint level. To compensate for such gain compression, the MAX2009 generates a gain expansion, which occurs at the same breakpoint level with the opposite slope. The overall result is a flat gain response at the PA output.




Figure 1. PA Phase Compression Canceled by MAX2009 Phase Expansion






Figure 2. Simplified Phase Slope Internal Circuitry




Figure 3. PA Gain Compression Canceled by MAX2009 Gain Expansion

14 ______**/I/XI/M**

Gain Expansion Breakpoint

The gain expansion breakpoint is usually controlled by a DAC connected through the GBP pin. The GBP input voltage range of 0.5V to 5V corresponds to a breakpoint input power range of 3dBm to 23dBm. To achieve the optimal performance, the gain expansion breakpoint of the MAX2009 must be set to equal the gain compression point of the PA. The GBP control has a minimal effect on the small-signal gain when operated from 0.5V to 5V.

Gain Expansion Slope

In addition to properly setting the breakpoint, the gain expansion slope of the MAX2009 must also be adjusted to compensate for the PA's gain compression. The slope should be set using the following equation:

$$MAX2009_SLOPE = \frac{-PA_SLOPE}{1+PA_SLOPE}$$

where:

MAX2009_SLOPE = MAX2009 gain section's slope in dB/dB.

PA_SLOPE = PA's gain slope in dB/dB, a negative number for compressive behavior.

To modify the gain expansion slope, two adjustments must be made to the biases applied on pins GCS and GFS. Both GCS and GFS have an input voltage range of 0V to V_{CC}, corresponding to a slope of approximately 0.1dB/dB to 0.6dB/dB. The slope is set to maximum when V_{GCS} = 0V and V_{GFS} = +5V, and the slope is at its minimum when V_{GCS} = +5V and V_{GFS} = 0V.

Unlike the GBP pin, modifying the gain expansion slope bias on the GCS pin causes a change in the part's insertion loss and noise figure. For example, a smaller slope caused by GCS results in a better insertion loss and lower noise figure. The GFS does not affect the insertion loss. It can provide up to -30% or +30% total slope variation around the nominal slope set by GCS.

Large amounts of GCS bias adjustment can also lead to an undesired (or residual) phase expansion/compression behavior. There exists an optimal bias voltage that minimizes this parasitic behavior (typically GCS = 1.0V). Control voltages higher than the optimal result in parasitic phase expansion, lower control voltages result in phase compression. GFS does not contribute to the phase behavior and is preferred for slope control.

Applications Information

The following section describes the tuning methodology best implemented with a class A amplifier. Other classes of operation may require significantly different settings.

Gain and Phase Expansion Optimization

The best approach to improve the ACPR of a PA is to first optimize the AM-PM response of the phase section. For most high-frequency LDMOS amplifiers, improving the AM-PM response provides the bulk of the ACPR improvement. Figure 4 shows a typical configuration of the phase tuning circuit. A power sweep on a network analyzer allows quick real-time tuning of the AM-PM response. First, tune PBIN to achieve the phase expansion starting point (breakpoint) at the same point where the PA's phase compression begins. Next, use control pins PF_S1, PDCS1, and PDCS2 to obtain the optimal AM-PM response. The typical values for these pins are shown in Figure 4.

To further improve the ACPR, connect the phase output to the gain input through a preamplifier. The preamplifier is used to compensate for the high insertion loss of the gain section. Figure 5 shows a typical application circuit of the MAX2009 with the phase section cascaded to the gain section for further ACPR optimization. Similar to tuning the phase section, first tune the gain expansion breakpoint through the GBP pin and adjust for the desired gain expansion with pins GCS and GFS. To minimize the effect of GCS on the parasitic phase response, minimize the control voltage to around 1V. Some retuning of the AM-PM response may be necessary.

Layout Considerations

A properly designed PC board is an essential part of any high-frequency circuit. To minimize external components, the PC board can be designed to incorporate small values of inductance and capacitance to optimize the input and output VSWR (refer to the MAX2009). The phase section's PFS1 and PFS2 pins are sensitive to external parasitics. Minimize trace lengths and keep varactor diodes close to the pins. Remove the ground plane underneath the traces can further help reduce the parasitic capacitance. For best performance, route the ground pin traces directly to the grounded EP underneath the package. Solder the EP on the bottom of the device package evenly to the board ground plane to provide a heat transfer path along with signal grounding.






Figure 4. AM-PM Response Tuning Circuit

Power-Supply Bypassing

Bypass each V_{CC} pin with a 0.01µF capacitor.

Exposed Pad RF

The exposed paddle (EP) of the MAX2009's 28-pin thin QFN-EP package provides a low inductance path to ground. It is important that the EP be soldered to the ground plane on the PC board, either directly or through an array of plated via holes.

Table 1. Suggested Components of Typical Application Circuit

DESIGNATION	VALUE	TYPE
C1, C6, C8, C10	8.2pF ±0.25pF	0402 ceramic capacitors
C2, C3	1.5pF ±0.1pF	0402 ceramic capacitors
C4, C5	0.01µF ±10%	0603 ceramic capacitors
C7, C9	0.5pF ±0.1pF	0402 ceramic capacitors
R1, R2	1kΩ ±5%	0402 resistors
VR1, VR2	Skyworks SMV1232-079	Hyperabrupt varactor diodes





Figure 5. MAX2009 Phase and Gain Optimization Circuit

Typical Application Circuit



Chip Information

TRANSISTOR COUNT:


Bipolar: 160 CMOS: 240

PROCESS: BICMOS

18 ______ **// // //**

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)



		COM	MON DIMENSIONS	:				EXF	OSED	PAD \	/ARIAT	ZONS	
KG.	16L 5×5	20L 5×5	29L 5x5	32L 5×5	40L 5×5		KG.		D2			E2	
AMBOL	MIN. NON. MAX.	MIN. NOM. MAX	MIN. NON. MAX.	MIN. NON. MAX.	MIN. NOH. MA			MIN.	NDM.	мах.	MIN.	NDM.	MAX.
Α	0.70 0.75 0.80	0.70 0.75 0.80	0.70 0.75 0.80	0.70 0.75 0.80	0.70 0.75 0.8	11	1655-2	3.00	3.10	3.20	3.00	3.10	3.20
A1	0 0.02 0.05	0 0.02 0.05	0 0.02 0.05	0 0.02 0.05	0 0.02 0.0	TI	655-3	3.00	3.10	3.20	3.00	3.10	3.20
A2	0.20 REF.	0.20 REF.	0.20 REF.	0.20 REF.	0.20 REF.	TI	655N-1	3.00	3.10	3.20	3.00	3.10	3.20
b			0.20 0.25 0.30			Ta	2055-3	3.00	3.10	3.20	3.00	3.10	3.20
D			4.90 5.00 5.10			Та	2055-4	3.00	3.10	3.20	3.00	3.10	3.20
E			4.90 5.00 5.10		0.40 BSC.	Та	2055-5	3.15	3.25	3.35	3.15	3.25	3.35
e k	0.80 BSC.	0.25	0.50 BSC. 0.25	0.25	0.25	та	2055MN-5	3.15	3.25	3.35	3.15	3.25	3.35
L			0.45 0.55 0.65			Та	2855-3	3.15	3.25	3.35	3.15	3.25	3.35
N	16	20	28	32	40	Та	2855-4	2.60	2.70	2.80	2.60	2,70	2.80
ND	4	5	7	8	10	Та	2855-5	2.60	2.70	2.80	2.60	2.70	2.80
NE	4	5	7	8	10	Ta	2855-6	3.15	3.25	3.35	3.15	3.25	3.35
EDEC	VHHB	WHHC	WHHD-1	VHH0)-2		Ta	2855-7	2.60	2.70	2.80	2.60	2.70	2.80
						TE	2955-8	3.15	3.25	3.35	3.15	3.25	3.35
NOTES:						TE	2855N-1	3.15	3.25	3.35	3.15	3.25	3.35
	MENSITINING &	TO FRANCING O	TINETRM TO AS	NF Y14.5M-1994	i .			3.00	3.10	3.20	3.00	3.10	3.20
DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994. ALL DIMENSIONS ARE IN MILLIMETERS, ANGLES ARE IN DEGREES.								3.00	3.10	3,20	3.00	3.10	3.20
3. N IS THE TOTAL NUMBER OF TERMINALS.								3.00	3.10	3.20	3.00	3.10	3.20
⚠ THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL					-		3.00	3.10	3,20	3.00	3.10	3.20	
			2. DETAILS OF					3,00	3.10	3.60	3.00	3.10	3.20
OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.					WHL #1		3.40	3,50	3.60	_	3.50	3.60	
			LIZED TERMINA		CLIDED DETVE			3.40	3,50	3.60	_	3.50	3.60
ND TO DET TO DR TO DR TO VA TO NUI CALLE	POPULATION IS PLANARITY APF AWING CONFORI 855-3, T2855- RPAGE SHALL RKING IS FOR MBER OF LEADS AD CENTERLINE	R TO THE NUMB POSSIBLE IN PLIES TO THE AS TO JEDEC P 6, T4055-1 AN NOT EXCEED O PACKAGE DRIEF S SHOWN ARE S TO BE AT T	BER OF TERMIN A SYMMETRICAL EXPOSED HEAT 40220, EXCEPT ID T4055-2.	FASHION. SINK SLUG AS EXPOSED PAD ENCE DNLY. DNLY. SINLY. AS DEFINED B	WELL AS THE DIMENSION FOR	TERMINALS.	₽ me			/ LINE		1>	(1/

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

19

© 2003 Maxim Integrated Products

is a registered trademark of Maxim Integrated Products.