Contents

2 Signal description 2.1 Serial Clock (SCL) 2.2 Serial Data (SDA) 2.3 Chip Enable (E1, E2) 2.4 Write Control (WC) 2.5 V _{SS} ground 2.6 Supply voltage (V _{CC}) 2.6.1 Operating supply voltage V _{CC} 2.6.2 Power-up conditions 2.6.3 Device reset 2.6.4 Power-down conditions 3.1 Start condition 3.2 Stop condition 3.3 Acknowledge bit (ACK) 3.4 Data input 3.5 Memory addressing 3.6 Write operations 3.7 Byte Write 3.8 Page Write 3.9 ECC (error correction code) and Write cycling 3.10 Minimizing system delays by polling on ACK 3.11 Read operations 3.12 Random Address Read 3.13 Current Address Read 3.14 Sequential Read 3.15 Acknowledge in Read mode	1	Desc	ription		6
2.2 Serial Data (SDA) 2.3 Chip Enable (E1, E2) 2.4 Write Control (WC) 2.5 V _{SS} ground 2.6 Supply voltage (V _{CC}) 2.6.1 Operating supply voltage V _{CC} 2.6.2 Power-up conditions 2.6.3 Device reset 2.6.4 Power-down conditions 3.1 Start condition 3.2 Stop condition 3.3 Acknowledge bit (ACK) 3.4 Data input 3.5 Memory addressing 3.6 Write operations 3.7 Byte Write 3.9 ECC (error correction code) and Write cycling 3.10 Minimizing system delays by polling on ACK 3.11 Read operations 3.12 Random Address Read 3.13 Current Address Read 3.14 Sequential Read 3.15 Acknowledge in Read mode	2	Signa	al desc	ription	8
2.3 Chip Enable (E1, E2) 2.4 Write Control (WC) 2.5 V _{SS} ground 2.6 Supply voltage (V _{CC}) 2.6.1 Operating supply voltage V _{CC} 2.6.2 Power-up conditions 2.6.3 Device reset 2.6.4 Power-down conditions 3.1 Start condition 3.2 Stop condition 3.3 Acknowledge bit (ACK) 3.4 Data input 3.5 Memory addressing 3.6 Write operations 3.7 Byte Write 3.8 Page Write 3.9 ECC (error correction code) and Write cycling 3.10 Minimizing system delays by polling on ACK 3.11 Read operations 3.12 Random Address Read 3.13 Current Address Read 3.14 Sequential Read 3.15 Acknowledge in Read mode		2.1	Serial	Clock (SCL)	8
2.4 Write Control (\overline{WC}) 2.5 V _{SS} ground 2.6 Supply voltage (V _{CC}) 2.6.1 Operating supply voltage V _{CC} 2.6.2 Power-up conditions 2.6.3 Device reset 2.6.4 Power-down conditions 3.1 Start condition 3.2 Stop condition 3.3 Acknowledge bit (ACK) 3.4 Data input 3.5 Memory addressing 3.6 Write operations 3.7 Byte Write 3.8 Page Write 3.9 ECC (error correction code) and Write cycling 3.10 Minimizing system delays by polling on ACK 3.11 Read operations 3.12 Random Address Read 3.13 Current Address Read 3.14 Sequential Read 3.15 Acknowledge in Read mode		2.2	Serial	Data (SDA)	8
2.5 V _{SS} ground 2.6 Supply voltage (V _{CC}) 2.6.1 Operating supply voltage V _{CC} 2.6.2 Power-up conditions 2.6.3 Device reset 2.6.4 Power-down conditions 3.1 Start condition 3.2 Stop condition 3.3 Acknowledge bit (ACK) 3.4 Data input 3.5 Memory addressing 3.6 Write operations 3.7 Byte Write 3.8 Page Write 3.9 ECC (error correction code) and Write cycling 3.10 Minimizing system delays by polling on ACK 3.11 Read operations 3.12 Random Address Read 3.13 Current Address Read 3.14 Sequential Read 3.15 Acknowledge in Read mode		2.3	Chip E	nable (E1, E2)	8
2.6 Supply voltage (V _{CC}) 2.6.1 Operating supply voltage V _{CC} 2.6.2 Power-up conditions 2.6.3 Device reset 2.6.4 Power-down conditions 3.1 Start condition 3.2 Stop condition 3.3 Acknowledge bit (ACK) 3.4 Data input 3.5 Memory addressing 3.6 Write operations 3.7 Byte Write 3.8 Page Write 3.9 ECC (error correction code) and Write cycling 3.10 Minimizing system delays by polling on ACK 3.11 Read operations 3.12 Random Address Read 3.13 Current Address Read 3.14 Sequential Read 3.15 Acknowledge in Read mode		2.4	Write (Control (WC)	8
2.6.1 Operating supply voltage V _{CC} 2.6.2 Power-up conditions 2.6.3 Device reset 2.6.4 Power-down conditions 3 Device operation 3.1 Start condition 3.2 Stop condition 3.3 Acknowledge bit (ACK) 3.4 Data input 3.5 Memory addressing 3.6 Write operations 3.7 Byte Write 3.8 Page Write 3.9 ECC (error correction code) and Write cycling 3.10 Minimizing system delays by polling on ACK 3.11 Read operations 3.12 Random Address Read 3.13 Current Address Read 3.14 Sequential Read 3.15 Acknowledge in Read mode		2.5	V _{SS} gr	ound	9
2.6.1 Operating supply voltage V _{CC} 2.6.2 Power-up conditions 2.6.3 Device reset 2.6.4 Power-down conditions 3 Device operation 3.1 Start condition 3.2 Stop condition 3.3 Acknowledge bit (ACK) 3.4 Data input 3.5 Memory addressing 3.6 Write operations 3.7 Byte Write 3.8 Page Write 3.9 ECC (error correction code) and Write cycling 3.10 Minimizing system delays by polling on ACK 3.11 Read operations 3.12 Random Address Read 3.13 Current Address Read 3.14 Sequential Read 3.15 Acknowledge in Read mode		2.6	Supply	voltage (V _{CC})	9
2.6.2 Power-up conditions 2.6.3 Device reset 2.6.4 Power-down conditions 3 Device operation 3.1 Start condition 3.2 Stop condition 3.3 Acknowledge bit (ACK) 3.4 Data input 3.5 Memory addressing 3.6 Write operations 3.7 Byte Write 3.8 Page Write 3.9 ECC (error correction code) and Write cycling 3.10 Minimizing system delays by polling on ACK 3.11 Read operations 3.12 Random Address Read 3.13 Current Address Read 3.14 Sequential Read 3.15 Acknowledge in Read mode					
2.6.4 Power-down conditions 3 Device operation 3.1 Start condition 3.2 Stop condition 3.3 Acknowledge bit (ACK) 3.4 Data input 3.5 Memory addressing 3.6 Write operations 3.7 Byte Write 3.8 Page Write 3.9 ECC (error correction code) and Write cycling 3.10 Minimizing system delays by polling on ACK 3.11 Read operations 3.12 Random Address Read 3.13 Current Address Read 3.14 Sequential Read 3.15 Acknowledge in Read mode			2.6.2		
3.1 Start condition 3.2 Stop condition 3.3 Acknowledge bit (ACK) 3.4 Data input 3.5 Memory addressing 3.6 Write operations 3.7 Byte Write 3.8 Page Write 3.9 ECC (error correction code) and Write cycling 3.10 Minimizing system delays by polling on ACK 3.11 Read operations 3.12 Random Address Read 3.13 Current Address Read 3.14 Sequential Read 3.15 Acknowledge in Read mode			2.6.3	Device reset	9
3.1 Start condition 3.2 Stop condition 3.3 Acknowledge bit (ACK) 3.4 Data input 3.5 Memory addressing 3.6 Write operations 3.7 Byte Write 3.8 Page Write 3.9 ECC (error correction code) and Write cycling 3.10 Minimizing system delays by polling on ACK 3.11 Read operations 3.12 Random Address Read 3.13 Current Address Read 3.14 Sequential Read 3.15 Acknowledge in Read mode			2.6.4	Power-down conditions	9
3.2 Stop condition 3.3 Acknowledge bit (ACK) 3.4 Data input 3.5 Memory addressing 3.6 Write operations 3.7 Byte Write 3.8 Page Write 3.9 ECC (error correction code) and Write cycling 3.10 Minimizing system delays by polling on ACK 3.11 Read operations 3.12 Random Address Read 3.13 Current Address Read 3.14 Sequential Read 3.15 Acknowledge in Read mode	3	Devi	ce oper	ration	12
3.3 Acknowledge bit (ACK) 3.4 Data input 3.5 Memory addressing 3.6 Write operations 3.7 Byte Write 3.8 Page Write 3.9 ECC (error correction code) and Write cycling 3.10 Minimizing system delays by polling on ACK 3.11 Read operations 3.12 Random Address Read 3.13 Current Address Read 3.14 Sequential Read 3.15 Acknowledge in Read mode		3.1	Start c	condition	12
3.4 Data input 3.5 Memory addressing 3.6 Write operations 3.7 Byte Write 3.8 Page Write 3.9 ECC (error correction code) and Write cycling 3.10 Minimizing system delays by polling on ACK 3.11 Read operations 3.12 Random Address Read 3.13 Current Address Read 3.14 Sequential Read 3.15 Acknowledge in Read mode		3.2	Stop c	ondition	12
3.5 Memory addressing 3.6 Write operations 3.7 Byte Write 3.8 Page Write 3.9 ECC (error correction code) and Write cycling 3.10 Minimizing system delays by polling on ACK 3.11 Read operations 3.12 Random Address Read 3.13 Current Address Read 3.14 Sequential Read 3.15 Acknowledge in Read mode		3.3	Acknow	wledge bit (ACK)	12
3.6 Write operations 3.7 Byte Write 3.8 Page Write 3.9 ECC (error correction code) and Write cycling 3.10 Minimizing system delays by polling on ACK 3.11 Read operations 3.12 Random Address Read 3.13 Current Address Read 3.14 Sequential Read 3.15 Acknowledge in Read mode		3.4			
3.7 Byte Write		3.5	Memo	ry addressing	13
3.8 Page Write		3.6	Write	operations	15
3.8 Page Write		3.7		•	
3.9 ECC (error correction code) and Write cycling		3.8	•		
3.10 Minimizing system delays by polling on ACK 3.11 Read operations		3.9	•		
3.11 Read operations		3.10			
3.12 Random Address Read		3.11			
3.14 Sequential Read		3.12		·	
3.14 Sequential Read		3.13	Curren	nt Address Read	19
3.15 Acknowledge in Read mode					
miliai uciivei y state	4	Initia			
	4	iiiilia	ıı uenve	ay state	20

И24M01-R.	M24M01-W.	M24M01-	·HR
-----------	-----------	---------	-----

5	Maximum rating	20
6	DC and AC parameters	21
7	Package mechanical data	27
8	M24M01-R die description	30
9	Part numbering	32
10	Revision history	35



List of tables

Table 1.	Signal names	7
Table 2.	Device select code	
Table 3.	Most significant address byte	11
Table 4.	Least significant address byte	11
Table 5.	Operating modes	13
Table 6.	Absolute maximum ratings	
Table 7.	Operating conditions (M24M01-R and M24M01-HR)	21
Table 8.	Operating conditions (M24M01-W)	21
Table 9.	AC measurement conditions	21
Table 10.	Input parameters	21
Table 11.	DC characteristics (M24M01-R and M24M01-HR)	22
Table 12.	DC characteristics (M24M01-W)	23
Table 13.	AC characteristics at 400 kHz (M24M01-R and M24M01-W)	24
Table 14.	AC characteristics at 1 MHz (M24M01-HR)	25
Table 15.	SO8N – 8-lead plastic small outline, 150 mils body width, package data	27
Table 16.	SO8W – 8-lead plastic small outline, 208 mils body width, package	
	mechanical data	28
Table 17.	WLCSP8 – Wafer level chip scale package mechanical data	29
Table 18.	Pad coordinates	
Table 19.	Ordering information scheme (M24M01-x products sold in packages)	
Table 20.	Ordering information scheme (M24M01-R sold as bare dice)	33
Table 21.	Available M24M01-x products (package, voltage range, frequency,	
	temperature grade)	
Table 22.	Document revision history	35



List of figures

Figure 1.	Logic diagram	6
Figure 2.	SO connections	
Figure 3.	WLCSP8 connections (bumps side view)	7
Figure 4.	Device select code	8
Figure 5.	M24M01-R/M24M01-W – Maximum R _{bus} value versus bus parasitic	
	capacitance (C_{bus}) for an I ² C bus at maximum frequency $f_C = 400 \text{ kHz} \dots$	10
Figure 6.	M24M01-HR – Maximum R _{bus} value versus bus parasitic capacitance	
_	(C_{bus}) for an I ² C bus at maximum frequency $f_C = 1MHz$	10
Figure 7.	I ² C bus protocol	11
Figure 8.	Write mode sequences with $\overline{WC} = 1$ (data write inhibited)	14
Figure 9.	Write mode sequences with $\overline{WC} = 0$ (data write enabled)	
Figure 10.	Write cycle polling flowchart using ACK	
Figure 11.	Read mode sequences	
Figure 12.	AC measurement I/O waveform	
Figure 13.	AC waveforms	26
Figure 14.	SO8N – 8-lead plastic small outline, 150 mils body width, package outline	27
Figure 15.	SO8W – 8-lead plastic small outline, 208 mils body width, package outline	28
Figure 16.	WLCSP8 – Wafer level chip scale package outline	
Figure 17.	M24M01-R die plot	



1 Description

The M24M01-HR, M24M01-R and M24M01-W are I^2C -compatible electrically erasable programmable memory (EEPROM) devices organized as 128 Kb \times 8 bits.

The I²C bus is a two-wire serial interface, comprising a bidirectional data line and a clock line. The devices carry a built-in 4-bit device type identifier code (1010) in accordance with the I²C bus definition.

The M24M01-HR, M24M01-R and M24M01-W behave as slaves in the I²C protocol, with all memory operations synchronized by the serial clock. Read and Write operations are generated by the bus master and initiated by a Start condition, followed by the device select code, address bytes and data bytes. Data transfers are terminated by a Stop condition after an Ack for Write, and after a NoAck for Read.

When writing data to the memory, the device inserts an acknowledge bit during the 9th bit time, following the bus master's 8-bit transmission. When data is read by the bus master, the bus master acknowledges the receipt of the data byte in the same way.

The M24M01-HR, M24M01-R and M24M01-W are delivered in SO8 packages and the M24M01-R is also available in wafer form (see *Table 21: Available M24M01-x products* (package, voltage range, frequency, temperature grade) for details).







Table 1. Signal names


Signal name	Function	Direction
E1, E2	Chip Enable	Input
SDA	Serial Data	I/O
SCL	Serial Clock	Input
WC	Write Control	Input
V _{CC}	Supply voltage	
V _{SS}	Ground	

Figure 2. SO connections



- 1. See Section 7: Package mechanical data for package dimensions, and how to identify pin-1.
- 2. DU = Don't use (must be left floating).

Figure 3. WLCSP8 connections (bumps side view)



- 1. NC = not connected internally.
- 2. DU = Don't use (must be left floating).

Caution:

As EEPROM cells loose their charge (and so their binary value) when exposed to ultra violet (UV) light, EEPROM dice delivered in wafer form by STMicroelectronics must never be exposed to UV light.

2 Signal description

2.1 Serial Clock (SCL)

This input signal is used to strobe all data in and out of the device. In applications where this signal is used by slave devices to synchronize the bus to a slower clock, the bus master must have an open drain output, and a pull-up resistor must be connected from Serial Clock (SCL) to V_{CC} . (*Figure 6* indicates how the value of the pull-up resistor can be calculated). In most applications, though, this method of synchronization is not employed, and so the pull-up resistor is not necessary, provided that the bus master has a push-pull (rather than open drain) output.


2.2 Serial Data (SDA)

This bidirectional signal is used to transfer data in or out of the device. It is an open drain output that may be wire-OR'ed with other open drain or open collector signals on the bus. A pull up resistor must be connected from Serial Data (SDA) to V_{CC} . (*Figure 6* indicates how the value of the pull-up resistor can be calculated).

2.3 **Chip Enable (E1, E2)**

These input signals are used to set the value that is to be looked for on the two bits (b3, b2) of the 7-bit device select code. These inputs must be tied to V_{CC} or V_{SS} , to establish the device select code as shown in *Figure 4*. When not connected (left floating), these inputs are read as low (0,0).

Figure 4. Device select code



2.4 Write Control (\overline{WC})

This input signal is useful for protecting the entire contents of the memory from inadvertent write operations. Write operations are disabled to the entire memory array when Write Control (\overline{WC}) is driven high. When unconnected, the signal is internally read as V_{IL} , and Write operations are allowed.

When Write Control (WC) is driven high, device select and address bytes are acknowledged, Data bytes are not acknowledged.

577

2.5 V_{SS} ground

 V_{SS} is the reference for the V_{CC} supply voltage.

2.6 Supply voltage (V_{CC})

2.6.1 Operating supply voltage V_{CC}

Prior to selecting the memory and issuing instructions to it, a valid and stable V_{CC} voltage within the specified [V_{CC} (min), V_{CC} (max)] range must be applied (see *Table 7*). In order to secure a stable DC supply voltage, it is recommended to decouple the V_{CC} line with a suitable capacitor (usually of the order of 10 nF to 100 nF) close to the V_{CC}/V_{SS} package pins.

This voltage must remain stable and valid until the end of the transmission of the instruction and, for a write instruction, until the completion of the internal write cycle (t_W) .

2.6.2 Power-up conditions

The V_{CC} voltage has to rise continuously from 0 V up to the minimum V_{CC} operating voltage defined in *Table 7* and the rise time must not vary faster than 1 V/ μ s.

2.6.3 Device reset

In order to prevent inadvertent write operations during power-up, a power-on-reset (POR) circuit is included. At power-up, the device does not respond to any instruction until V_{CC} has reached the internal reset threshold voltage. This threshold is lower than the minimum V_{CC} operating voltage defined in *Table 7*, and *Table 8*). When V_{CC} passes over the POR threshold, the device is reset and enters the Standby Power mode. The device must not be accessed until V_{CC} reaches a valid and stable V_{CC} voltage within the specified V_{CC} (min), V_{CC} (max)] range defined in *Table 7*.

In a similar way, during power-down (continuous decrease in V_{CC}), as soon as V_{CC} drops below the power-on-reset threshold voltage, the device stops responding to any instruction sent to it.

2.6.4 Power-down conditions


During power-down (continuous decrease in V_{CC}), the device must be in the Standby Power mode (mode reached after decoding a Stop condition, assuming that is there is no internal write cycle in progress).

When t_{LOW} = 1.3 µs (min value for t_C = 400 kHz), the R_{bus} x C_{bus} time constant must be below the 400 ns time constant line represented on the left.

| V_{CC} | R_{bus} | V_{CC} | R_{bus} |

Figure 5. M24M01-R/M24M01-W – Maximum R_{bus} value versus bus parasitic capacitance (C_{bus}) for an I^2C bus at maximum frequency $f_C = 400 \text{ kHz}$

Figure 6. M24M01-HR – Maximum R_{bus} value versus bus parasitic capacitance (C_{bus}) for an I^2C bus at maximum frequency $f_C = 1$ MHz



SCL SDA → SDA → SDA → START STOP Input Change Condition Condition SCL MSB ACK SDA START Condition SCL MSB ACK SDA STOP Condition AI00792B

Figure 7. I²C bus protocol

Table 2. Device select code

	De	evice type	identifie	.(1)		Enable ess ⁽²⁾	A16	R₩
Device select code	b7	b6	b5	b4	b3	b2	b1	b0
Device select code	1	0	1	0	E2	E1	A16	R₩

- 1. The most significant bit, b7, is sent first.
- 2. E1 and E2 are compared against the respective external pins on the memory device.

Table 3. Most significant address byte

b15	b14	b13	b12	b11	b10	b9	b8
-----	-----	-----	-----	-----	-----	----	----

Table 4. Least significant address byte

b7	b6	b5	b4	b3	b2	b1	b0

3 Device operation

The device supports the I²C protocol. This is summarized in *Figure 7*. Any device that sends data on to the bus is defined to be a transmitter, and any device that reads the data to be a receiver. The device that controls the data transfer is known as the bus master, and the other as the slave device. A data transfer can only be initiated by the bus master, which will also provide the serial clock for synchronization. The device is always a slave in all communications.

3.1 Start condition

Start is identified by a falling edge of Serial Data (SDA) while Serial Clock (SCL) is stable in the high state. A Start condition must precede any data transfer instruction. The device continuously monitors (except during a Write cycle) Serial Data (SDA) and Serial Clock (SCL) for a Start condition.

3.2 Stop condition

Stop is identified by a rising edge of Serial Data (SDA) while Serial Clock (SCL) is stable and driven high. A Stop condition terminates communication between the device and the bus master. A Read instruction that is followed by NoAck can be followed by a Stop condition to force the device into the Standby mode. A Stop condition at the end of a Write instruction triggers the internal EEPROM Write cycle.

3.3 Acknowledge bit (ACK)

The acknowledge bit is used to indicate a successful byte transfer. The bus transmitter, whether it be bus master or slave device, releases Serial Data (SDA) after sending eight bits of data. During the 9th clock pulse period, the receiver pulls Serial Data (SDA) low to acknowledge the receipt of the eight data bits.

3.4 Data input

During data input, the device samples Serial Data (SDA) on the rising edge of Serial Clock (SCL). For correct device operation, Serial Data (SDA) must be stable during the rising edge of Serial Clock (SCL), and the Serial Data (SDA) signal must change *only* when Serial Clock (SCL) is driven low.

3.5 Memory addressing

To start communication between the bus master and the slave device, the bus master must initiate a Start condition. Following this, the bus master sends the device select code, shown in *Table 2* (on Serial Data (SDA), most significant bit first).

The device select code consists of a 4-bit device type identifier, and a 2-bit Chip Enable "Address" (E2, E1). To address the memory array, the 4-bit device type identifier is 1010b.

Up to four memory devices can be connected on a single I²C bus. Each one is given a unique 2-bit code on the Chip Enable (E1, E2) inputs. When the device select code is received, the device only responds if the Chip Enable Address is the same as the value on the Chip Enable (E1, E2) inputs.

The 8th bit is the Read/Write bit (RW). This bit is set to 1 for Read and 0 for Write operations.

If a match occurs on the device select code, the corresponding device gives an acknowledgment on Serial Data (SDA) during the 9th bit time. If the device does not match the device select code, it deselects itself from the bus, and goes into Standby mode.

Table 5. Operating modes

Mode	RW bit	WC ⁽¹⁾	Bytes	Initial sequence
Current Address Read	1	Х	1	Start, device select, $R\overline{W} = 1$
Random Address Read	0	Х		Start, device select, $R\overline{W} = 0$, Address
haridorii Address nead	1	Х	'	reStart, device select, $R\overline{W} = 1$
Sequential Read	1	Х	≥ 1	Similar to Current or Random Address Read
Byte Write	0	V _{IL}	1	Start, device select, $R\overline{W} = 0$
Page Write	0	V_{IL}	≤256	Start, device select, $R\overline{W} = 0$

^{1.} $X = V_{IH}$ or V_{IL} .




Figure 8. Write mode sequences with $\overline{WC} = 1$ (data write inhibited)

3.6 Write operations

Following a Start condition the bus master sends a device select code with the R/\overline{W} bit $(R\overline{W})$ reset to 0. The device acknowledges this, as shown in *Figure 9*, and waits for two address bytes. The device responds to each address byte with an acknowledge bit, and then waits for the data byte.

Each data byte in the memory has a 17-bit address (the most significant bit b16 is in the device select code and the Least Significant Bits b15-b0 are defined in two address bytes). The most significant byte (*Table 3*) is sent first, followed by the least significant byte (*Table 4*).

When the bus master generates a Stop condition immediately after a data byte Ack bit (in the "10th bit" time slot), either at the end of a Byte Write or a Page Write, the internal memory Write cycle is triggered. A Stop condition at any other time slot does not trigger the internal Write cycle.

After the Stop condition, the delay t_W , and the successful completion of a Write operation, the device's internal address counter is incremented automatically, to point to the next byte address after the last one that was modified.

During the internal Write cycle, Serial Data (SDA) is disabled internally, and the device does not respond to any requests.

If the Write Control input (WC) is driven High, the Write instruction is not executed and the accompanying data bytes are *not* acknowledged, as shown in *Figure 7*.

3.7 Byte Write

After the device select code and the address bytes, the bus master sends one data byte. If the addressed location is Write-protected, by Write Control (\overline{WC}) being driven high, the device replies with NoAck, and the location is not modified. If, instead, the addressed location is not Write-protected, the device replies with Ack. The bus master terminates the transfer by generating a Stop condition, as shown in *Figure 9*.

3.8 Page Write

The Page Write mode allows up to 256 bytes to be written in a single Write cycle, provided that they are all located in the same 'row' in the memory: that is, the most significant memory address bits, b16-b8, are the same. If more bytes are sent than will fit up to the end of the row, a condition known as 'roll-over' occurs. This should be avoided, as data starts to become overwritten in an implementation dependent way.

The bus master sends from 1 to 256 bytes of data, each of which is acknowledged by the device if Write Control (\overline{WC}) is low. If Write Control (\overline{WC}) is high, the contents of the addressed memory location are not modified, and each data byte is followed by a NoAck. After each byte is transferred, the internal byte address counter (the 8 least significant address bits only) is incremented. The transfer is terminated by the bus master generating a Stop condition.




Figure 9. Write mode sequences with $\overline{WC} = 0$ (data write enabled)

3.9 ECC (error correction code) and Write cycling

The M24M01-R, M24M01-HR and M24M01-W devices offer an ECC (error correction code) logic which compares each 4-byte word with its six associated EEPROM ECC bits. As a result, if a single bit out of 4 bytes of data happens to be erroneous during a Read operation, the ECC detects it and replaces it by the correct value. The read reliability is therefore much improved by the use of this feature.

Note however that even if a single byte has to be written, 4 bytes are internally modified (plus the ECC word), that is, the addressed byte is cycled together with the three other bytes making up the word. It is therefore recommended to write by packets of 4 bytes in order to benefit from the larger amount of Write cycles.

The M24M01-R, M24M01-HR and M24M01-W devices are qualified at 1 million (1 000 000) Write cycles, using a cycling routine that writes to the device by multiples of 4-byte words.





Figure 10. Write cycle polling flowchart using ACK


3.10 Minimizing system delays by polling on ACK

During the internal Write cycle, the device disconnects itself from the bus, and writes a copy of the data from its internal latches to the memory cells. The maximum Write time (t_w) is shown in *Table 13*, but the typical time is shorter. To make use of this, a polling sequence can be used by the bus master.

The sequence, as shown in Figure 10, is:

- Initial condition: a Write cycle is in progress.
- Step 1: the bus master issues a Start condition followed by a device select code (the first byte of the new instruction).
- Step 2: if the device is busy with the internal Write cycle, no Ack will be returned and the bus master goes back to Step 1. If the device has terminated the internal Write cycle, it responds with an Ack, indicating that the device is ready to receive the second part of the instruction (the first byte of this instruction having been sent during Step 1).





The seven most significant bits of the device select code of a Random Read (in the 1st and 4th bytes) must be identical.

3.11 Read operations

Read operations are performed independently of the state of the Write Control (\overline{WC}) signal.

After the successful completion of a Read operation, the device's internal address counter is incremented by one, to point to the next byte address.

3.12 Random Address Read

A dummy Write is first performed to load the address into this address counter (as shown in *Figure 11*) but *without* sending a Stop condition. Then, the bus master sends another Start condition, and repeats the device select code, with the \overline{RW} bit set to 1. The device acknowledges this, and outputs the contents of the addressed byte. The bus master must *not* acknowledge the byte, and terminates the transfer with a Stop condition.

3.13 Current Address Read

For the Current Address Read operation, following a Start condition, the bus master only sends a device select code with the R/W bit set to 1. The device acknowledges this, and outputs the byte addressed by the internal address counter. The counter is then incremented. The bus master terminates the transfer with a Stop condition, as shown in *Figure 11*, *without* acknowledging the byte.

3.14 Sequential Read

This operation can be used after a Current Address Read or a Random Address Read. The bus master *does* acknowledge the data byte output, and sends additional clock pulses so that the device continues to output the next byte in sequence. To terminate the stream of bytes, the bus master must *not* acknowledge the last byte, and *must* generate a Stop condition, as shown in *Figure 11*.

The output data comes from consecutive addresses, with the internal address counter automatically incremented after each byte output. After the last memory address, the address counter 'rolls-over', and the device continues to output data from memory address 00h.

3.15 Acknowledge in Read mode

For all Read instructions, the device waits, after each byte read, for an acknowledgment during the 9th bit time. If the bus master does not drive Serial Data (SDA) low during this time, the device terminates the data transfer and switches to its Standby mode.

4 Initial delivery state

The device is delivered with all the memory array bits set to 1 (each byte contains FFh).

5 Maximum rating

Stressing the device outside the ratings listed in *Table 6* may cause permanent damage to the device. These are stress ratings only, and operation of the device at these, or any other conditions outside those indicated in the operating sections of this specification, is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 6. Absolute maximum ratings

Symbol	Parameter	Min.	Max.	Unit
	Ambient operating temperature	-40	130	°C
T _{STG}	Storage temperature	-65	150	°C
T _{LEAD}	Lead temperature during soldering	see note (1)		°C
V _{IO}	Input or output range	-0.50	V _{CC} + 0.6	V
I _{OL}	DC output current (SDA = 0)	-	5	mA
V _{CC}	Supply voltage	-0.50	6.5	٧
V _{ESD}	Electrostatic discharge voltage (Human Body model) ⁽²⁾	-3000	3000	V

^{1.} Compliant with JEDEC Std J-STD-020D (for small body, Sn-Pb or Pb assembly), the ST ECOPACK® 7191395 specification, and the European directive on Restrictions on Hazardous Substances (RoHS) 2002/95/EU.

^{2.} AEC-Q100-002 (compliant with JEDEC Std ESD22-A114, C1=100pF, R1=1500Ω, R2=500Ω)

6 DC and AC parameters

This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristic tables that follow are derived from tests performed under the measurement conditions summarized in the relevant tables. Designers should check that the operating conditions in their circuit match the measurement conditions when relying on the quoted parameters.

Table 7. Operating conditions (M24M01-R and M24M01-HR)

Symbol	Parameter	Min.	Max.	Unit
V _{CC}	Supply voltage	1.8	5.5	V
T _A	Ambient operating temperature	-40	85	°C

Table 8. Operating conditions (M24M01-W)

Symbol	Parameter	Min.	Max.	Unit
V _{CC}	Supply voltage	2.5	5.5	V
T _A	Ambient operating temperature	-40	125	°C

Table 9. AC measurement conditions

Symbol	Parameter	Min.	Max.	Unit
C _{bus}	Load capacitance	100		pF
	SCL input rise/fall time, SDA input fall time		50	ns
	Input levels	0.2V _{CC} to 0.8V _{CC}		V
	Input and output timing reference levels	0.3V _{CC} to 0.7V _{CC}		V

Figure 12. AC measurement I/O waveform




Table 10. Input parameters

Symbol	Parameter ⁽¹⁾	Test condition	Min.	Max.	Unit
C _{IN}	Input capacitance (SDA)			8	pF
C _{IN}	Input capacitance (other pins)			6	pF
Z _L	Input impedance (WC)	V _{IN} < 0.3 V _{CC}	30		kΩ
Z _H	Triput irripedance (WC)	V _{IN} > 0.7V _{CC}	400		kΩ

^{1.} Sampled only, not 100% tested.

577

Doc ID 12943 Rev 8

21/38

Table 11. DC characteristics (M24M01-R and M24M01-HR)

Symbol	Parameter	Test conditions (in addition to those in <i>Table</i> 7 ⁽¹⁾)	Min.	Max.	Unit
I _{LI}	Input leakage current (E1, E2, SCL, SDA)	V _{IN} = V _{SS} or V _{CC} device in Standby mode		± 2	μΑ
I _{LO}	Output leakage current	SDA in Hi-Z, external voltage applied on SDA: V _{SS} or V _{CC}		± 2	μΑ
laa	Supply current (Read)	$V_{CC} = 1.8 \text{ V}, f_c = 400 \text{ kHz}$		0.8 ⁽²⁾	mA
I _{CC}	Supply current (Head)	f _c = 1 MHz ⁽³⁾		2.5	mA
I _{CC0}	Supply current (Write)	During t _W , 1.8 V < V _{CC} < 2.5 V		5 ⁽⁴⁾	mA
I _{CC1}	Standby supply current	Device not selected ⁽⁵⁾ , V _{IN} = V _{SS} or V _{CC} , V _{CC} = 1.8 V		1	μΑ
V _{IL}	Input low voltage (SCL, SDA, WC)	1.8 V ≤ V _{CC} < 2.5 V	-0.45	0.25 V _{CC}	٧
V _{IH}	Input high voltage (SCL, SDA)	1.8 V ≤ V _{CC} < 2.5 V	0.75V _{CC}	V _{CC} +1	٧
V _{OL}	Output low voltage	I _{OL} = 1 mA, V _{CC} = 1.8 V		0.2	٧

^{1.} If the application uses the M24M01-R or M24M01-HR device with 2.5 V < VCC < 5.5 V and -40 $^{\circ}$ C < TA < +85 $^{\circ}$ C, please refer to *Table 12* instead of the above table.

^{2.} The new M24C64 device (identified by the process letter K) offers I_{CC} = 1.5 mA.

^{3.} Only for devices operating at f_C max = 1 MHz (see *Table 14*).

^{4.} Characterized value, not tested in production.

The device is not selected after power-up, after a Read instruction (after the Stop condition), or after the
completion of the internal write cycle t_W (t_W is triggered by the correct decoding of a Write instruction).

Table 12. DC characteristics (M24M01-W)

Symbol	Parameter	Test condition (in addition to those in <i>Table 8</i>)	Min.	Max.	Unit
I _{LI}	Input leakage current (E1, E2, SCL, SDA)	$V_{IN} = V_{SS}$ or V_{CC} device in Standby mode		± 2	μA
I _{LO}	Output leakage current	SDA in Hi-Z, external voltage applied on SDA: V _{SS} or V _{CC}		± 2	μA
		$V_{CC} = 2.5 \text{ V}, f_c = 400 \text{ kHz}$ (rise/fall time < 50 ns)		1	mA
I _{CC}	Supply current (Read)	V_{CC} = 5.5 V, f_c = 400 kHz (rise/fall time < 50 ns)		2	mA
		2.5 V < V _{CC} < 5.5 V, f _c = 1 MHz (rise/fall time < 50 ns)		2.5	mA
I _{CC0} ⁽¹⁾	Supply current (Write)	During t _W , 2.5 V < V _{CC} < 5.5 V		5	mA
	Standby gunnly gurrent	Device not selected ⁽²⁾ , $V_{IN} = V_{SS} \text{ or } V_{CC}$, $V_{CC} = 2.5 \text{ V}$		2	μA
I _{CC1}	Standby supply current	Device not selected ⁽²⁾ , $V_{IN} = V_{SS} \text{ or } V_{CC}$, $V_{CC} = 5.5 \text{ V}$		3	μA
V _{IL}	Input low voltage (SCL, SDA, WC)	2.5 V ≤ V _{CC} ≤ 5.5 V	-0.45	0.3 V _{CC}	
V _{IH}	Input high voltage (SCL, SDA, WC)	$2.5 \text{ V} \le \text{V}_{CC} \le 5.5 \text{ V}$	0.7V _{CC}	V _{CC} +1	
V	Output low voltage	I _{OL} = 2.1 mA, V _{CC} = 2.5 V		0.4	V
V _{OL}	Output low voltage	$I_{OL} = 3.0 \text{ mA}, V_{CC} = 5.5 \text{ V}$		0.4	V

^{1.} Characterized value, not tested in production.

^{2.} The device is not selected after a power-up, a Read instruction (after the Stop condition), or after the completion of an internal write cycle t_W (t_W is triggered by the correct decoding of a Write instruction).

Table 13. AC characteristics at 400 kHz (M24M01-R and M24M01-W)

Test conditions specified in Table 7 and Table 8							
Symbol	Alt.	Parameter	Min.	Max.	Unit		
f _C	f _{SCL}	Clock frequency		400	kHz		
t _{CHCL}	t _{HIGH}	Clock pulse width high	600		ns		
t _{CLCH}	t _{LOW}	Clock pulse width low	1300		ns		
t _{XH1XH2} ⁽¹⁾	t _R	Input signal rise time		300	ns		
t _{XL1XL2} ⁽¹⁾	t _F	Input signal fall time		300	ns		
t _{QL1QL2} (2)	t _F	SDA (out) fall time	20	120	ns		
t _{DXCH}	t _{SU:DAT}	Data in set up time	100		ns		
t _{CLDX}	t _{HD:DAT}	Data in hold time	0		ns		
t _{CLQX}	t _{DH}	Data out hold time	200		ns		
t _{CLQV} (3)(4)	t _{AA}	Clock low to next data valid (access time)	200	900	ns		
t _{CHDL} ⁽⁵⁾	t _{SU:STA}	Start condition setup time	600		ns		
t _{DLCL}	t _{HD:STA}	Start condition hold time	600		ns		
t _{CHDH}	t _{SU:STO}	Stop condition setup time	600		ns		
t _{DHDL}	t _{BUF}	Time between Stop condition and next Start condition	1300		ns		
t _W	t _{WR}	Write time		5	ms		
t _{NS} ⁽⁶⁾		Pulse width ignored (input filter on SCL and SDA)		100	ns		

Input rise/fall time values recommended by the I²C-bus specification in Standard mode (100 kHz mode). The M24xxx devices accept these maximum input rise/fall times when running at a higher clock frequency provided that these rise/fall times are compatible with all the other timing conditions defined in this AC table.

^{2.} The SDA(out) rise time is not defined by the M24xxx, it is defined by the application pull-up resistor (connected on the SDA line) and, therefore, it is not specified in this table.

To avoid spurious Start and Stop conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.

^{4.} t_{CLQV} is the time (from the falling edge of SCL) required by the SDA bus line to reach either 0.3 V_{CC} or 0.7 V_{CC} (assuming that the $R_{bus} \times C_{bus}$ time constant is within the values specified in *Figure 5*).

^{5.} For a reStart condition, or following a Write cycle.

^{6.} Characterized only, not tested in production.

Table 14. AC characteristics at 1 MHz (M24M01-HR)

Test conditions specified in Table 7							
Symbol	Alt. Parameter		Min.	Max.	Unit		
f _C	f _{SCL}	Clock frequency	0	1	MHz		
t _{CHCL}	t _{HIGH}	Clock pulse width high	300	-	ns		
t _{CLCH}	t_{LOW}	Clock pulse width low	400	-	ns		
t _{XH1XH2} ⁽¹⁾	t _R	Input signal rise time	-	120	ns		
t _{XL1XL2} ⁽¹⁾	t _F	Input signal fall time	-	120	ns		
t _{QL1QL2} (2)(3)	t _F	SDA (out) fall time	-	120	ns		
t _{DXCH}	t _{SU:DAT}	Data in setup time	80	-	ns		
t _{CLDX}	t _{HD:DAT}	Data in hold time	0	-	ns		
t _{CLQX}	t _{DH}	Data out hold time	50	-	ns		
t _{CLQV} ⁽⁴⁾⁽⁵⁾	t _{AA}	Clock low to next data valid (access time)	50	500	ns		
t _{CHDL} ⁽⁶⁾	t _{SU:STA}	Start condition setup time	250	-	ns		
t _{DLCL}	t _{HD:STA}	Start condition hold time	250	-	ns		
t _{CHDH}	t _{SU:STO}	Stop condition setup time	250	-	ns		
t _{DHDL}	t _{BUF}	Time between Stop condition and next Start condition	500	-	ns		
t _W	t _{WR}	Write time	-	5	ms		
t _{NS} ⁽²⁾		Pulse width ignored (input filter on SCL and SDA)	-	50	ns		

Input rise/fall time values recommended by the Fast-mode Plus |2C-bus specification. The M24xxx devices
accept longer input rise/fall times provided that these rise/fall times are compatible with all other timing
conditions defined in this AC table.

^{2.} Characterized only, not tested in production.


The SDA(out) rise time is not defined by the M24xxx, it is defined by the application pull-up resistor (connected on the SDA line) and, therefore, it is not specified in this table.

To avoid spurious Start and Stop conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.

^{5.} t_{CLQV} is the time (from the falling edge of SCL) required by the SDA bus line to reach either 0.3 V_{CC} or 0.7 V_{CC} assuming that the $R_{bus} \times C_{bus}$ time constant is within the values specified in *Figure 6*).

^{6.} For a reStart condition, or following a Write cycle.

Figure 13. AC waveforms



7 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.




Figure 14. SO8N - 8-lead plastic small outline, 150 mils body width, package outline

1. Drawing is not to scale.

Table 15. SO8N - 8-lead plastic small outline, 150 mils body width, package data

Cymbal		millimeters			inches ⁽¹⁾		
Symbol	Тур	Min	Max	Тур	Min	Max	
Α			1.75			0.0689	
A1		0.1	0.25		0.0039	0.0098	
A2		1.25			0.0492		
b		0.28	0.48		0.011	0.0189	
С		0.17	0.23		0.0067	0.0091	
ccc			0.1			0.0039	
D	4.9	4.8	5	0.1929	0.189	0.1969	
E	6	5.8	6.2	0.2362	0.2283	0.2441	
E1	3.9	3.8	4	0.1535	0.1496	0.1575	
е	1.27	-	-	0.05	-	-	
h		0.25	0.5		0.0098	0.0197	
k		0°	8°	_	0°	8°	
L		0.4	1.27		0.0157	0.05	
L1	1.04			0.0409			

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

5/

A2 D CP A1 K L

Figure 15. SO8W - 8-lead plastic small outline, 208 mils body width, package outline

- 1. Drawing is not to scale.
- 2. The '1' that appears in the top view of the package shows the position of pin 1 and the 'N' indicates the total number of pins.

Table 16. SO8W – 8-lead plastic small outline, 208 mils body width, package mechanical data

Complete	millimeters			inches ⁽¹⁾		
Symbol	Тур	Min	Max	Тур	Min	Max
Α			2.5			0.0984
A1		0	0.25		0	0.0098
A2		1.51	2		0.0594	0.0787
b	0.4	0.35	0.51	0.0157	0.0138	0.0201
С	0.2	0.1	0.35	0.0079	0.0039	0.0138
СР			0.1			0.0039
D			6.05			0.2382
E		5.02	6.22		0.1976	0.2449
E1		7.62	8.89		0.3	0.35
е	1.27	-	-	0.05	-	-
k		0°	10°		0°	10°
L		0.5	0.8		0.0197	0.0315
N		8			8	

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 16. WLCSP8 - Wafer level chip scale package outline

- 1. Drawing is not to scale and corresponds to preliminary data.
- 2. The dimension is measured at the maximum bump diameter parallel to primary datum Z.
- 3. The primary datum Z and seating plane are defined by the spherical crowns of the bump.
- 4. Bump position designation per JESD 95-1, SPP-010.

Table 17. WLCSP8 – Wafer level chip scale package mechanical data⁽¹⁾

Symbol		millimeter	'S		inches ⁽²⁾	hes ⁽²⁾	
Symbol	Тур	Min	Max	Тур	Min	Max	
Α	0.580	0.555	0.605	0.0228	0.0219	0.0238	
A1	0.230			0.0091			
A2	0.350			0.0138			
b	0.322			0.0127			
D	3.570		3.685	0.1406		0.1451	
Е	2.050		2.165	0.0807		0.0852	
е	0.600			0.0236			
e1	2.400			0.0945			
e2	1.200			0.0472			
F	0.585			0.0230			
G	0.424			0.0167			
aaa	0.110			0.0043			
bbb	0.110			0.0043			
ccc	0.110			0.0043			
ddd	0.060			0.0024			
eee	0.060			0.0024			
N (number of bumps)	8						

^{1.} Preliminary data.

2. Values in inches are converted from mm and rounded to 4 decimal digits.

8 M24M01-R die description

Caution:

As EEPROM cells loose their charge (and so their binary value) when exposed to ultra violet (UV) light, EEPROM dice delivered in wafer form by STMicroelectronics must never be exposed to UV light.

Product M24M01-A

Wafer size
 203 mm (8 inches)

Die identification
 M24M01, processed in the Rousset fab

Die Layout


Die size (X × Y)
 2085 × 3605 μm (including scribe line)

Scribe line
 Pad opening
 80.0 × 80.0 μm
 90 × 90 μm

DI Die identification (at the position shown in *Figure 17*)
 Pads Pad contacts (at the positions shown in *Figure 17* and

Table 18)

Figure 17. M24M01-R die plot



1. Refer to *Table 18: Pad coordinates* for the pad locations.


Table 18. Pad coordinates⁽¹⁾

Signal	Χ (μm)	Υ (μm)	Pads
V _{CC}	784.02	1683	8
WC	922	1383.1	7
SCL	922.78	-1171.22	6
SDA	922.78	-1450.14	5
V _{SS}	-920.06	-1548.98	4
E2	-920.06	-1358.7	3
E1	-922.8	1270.7	2
E0	-922.8	1563.02	1

Pad locations are measured relative to the die center (where X and Y are the horizontal and vertical axis, respectively, measured in μm). Refer to Figure 17.

9 Part numbering

Table 19. Ordering information scheme (M24M01-x products sold in packages)



A = F8L

Downloaded from **Arrow.com**.

- ST strongly recommends the use of automotive grade devices for use in automotive environments. The high reliability certified flow (HRCF) is described in the quality note QNEE9801. Please ask your nearest ST sales office for a copy.
- 2. The Process letter only concerns grade 3 devices and WLCSP devices.




Table 20. Ordering information scheme (M24M01-R sold as bare dice)

/90 = -40 to 85 °C

For a list of available options (speed, package, etc.) or for further information on any aspect of the devices, please contact your nearest ST sales office.

Table 21. Available M24M01-x products (package, voltage range, frequency, temperature grade)

Package	M24M01-HR 1.8 V to 5.5 V at 1 MHz	M24M01-R 1.8 V to 5.5 V at 400 kHz	M24M01-W 2.5 V to 5.5 V at 400 kHz
SO8N (MN)	Range 6	Range 6	Range 3
SO8W (MW)	-	Range 6	-
Wafer	-	Range 6	-
WLCSP (CS)	-	Range 6	-

10 Revision history

Table 22. Document revision history

Date	Revision	Changes
07-Dec-2006	1	Initial release.
02-Oct-2007	2	Document status promoted from Preliminary Data to full Datasheet. Section 2.6: Supply voltage (V _{CC}) updated. Note 1 updated to latest standard revision below Table 6: Absolute maximum ratings. V _{IL} , V _{IH} modified and, rise/fall time corrected in Test conditions in Table 11: DC characteristics (M24M01-R and M24M01-HR). Package values in inches calculated from mm and rounded to 4 decimal digits (note added below package mechanical data tables in Section 7: Package mechanical data.
26-Nov-2007	3	1 MHz maximum clock frequency added: - Figure 6: M24M01-HR - Maximum R _{bus} value versus bus parasitic capacitance (C _{bus}) for an I ² C bus at maximum frequency f _C = 1MHz - Table 14: AC characteristics at 1 MHz (M24M01-HR) added. t _{NS} moved from Table 10: Input parameters to Table 13: AC characteristics at 400 kHz (M24M01-R and M24M01-W). Note removed below Table 10. In Table 13, t _{CH1CH2} , t _{CL1CL2} and t _{DL1DL2} removed, t _{XH1XH2} , t _{XL1XL2} added, t _{DL1DL2} max modified, notes modified. Figure 5: M24M01-R/M24M01-W - Maximum R _{bus} value versus bus parasitic capacitance (C _{bus}) for an I ² C bus at maximum frequency f _C = 400 kHz modified. Figure 13: AC waveforms modified. Small text changes.
18-Mar-2008	4	M24M01-HR root part number added. Small text changes. Figure 6: $M24M01$ -HR – $Maximum\ R_{bus}$ value versus bus parasitic capacitance (C_{bus}) for an I^2C bus at maximum frequency $f_C=1MHz$ modified. Most significant address bits modified in Section 3.8: Page Write on page 15. Test conditions modified for I_{LI} , I_{CC} and V_{OL} in Table 11: DC characteristics ($M24M01$ -R and $M24M01$ -HR). TW and TNS values corrected in Table 13: AC characteristics at 400 kHz ($M24M01$ -R and $M24M01$ -W). Cross-reference corrected in Note 5 below Table 14: AC characteristics at 1 MHz ($M24M01$ -HR).

Table 22. Document revision history (continued)

Date	Revision	Changes
02-Sep-2008	5	Added: M24M01-W part number in device grade 3 temperature range (see <i>Table 8: Operating conditions (M24M01-W)</i> , <i>Table 12: DC characteristics (M24M01-W)</i> and <i>Table 19: Ordering information scheme (M24M01-x products sold in packages)</i>). M24M01-R offered as a bare die (see <i>Section 8: M24M01-R die description</i> and <i>Table 20: Ordering information scheme (M24M01-R sold as bare dice)</i>). In <i>Table 13: AC characteristics at 400 kHz (M24M01-R and M24M01-W)</i> , <i>Note 1</i> modified, <i>Note 2</i> added, t _{XH1XH2} , t _{XL1XL2} and t _{DL1DL2} values modified. In <i>Table 14: AC characteristics at 1 MHz (M24M01-HR)</i> , <i>Note 1</i> modified, <i>Note 3</i> added, t _{XH1XH2} , t _{XL1XL2} and t _{DL1DL2} values modified. t _{CHDX} , t _{DL1DL2} and t _{DXCX} changed to t _{CHDL} , t _{QL1QL2} and t _{DXCH} , respectively (see <i>Table 13</i> , <i>Table 14</i> and <i>Figure 13</i>). <i>Table 21: Available M24M01-x products (package, voltage range, frequency, temperature grade)</i> added. Small text changes.
12-Mar-2009	6	WLCSP8 package added (see Figure 3: WLCSP8 connections (bumps side view) and Section 7: Package mechanical data). Section 2.6: Supply voltage (V _{CC}) updated. I _{OL} added to Table 6: Absolute maximum ratings. V _{RES} added to Table 11: DC characteristics (M24M01-R and M24M01-HR) and Table 12: DC characteristics (M24M01-W). ECOPACK text updated.
26-Jun-2009	7	Section: Features updated. NC pin changed to DU in Figure 2: SO connections. Device select code Chip enable address bits updated in Section 2.3. Internal reset threshold modified in Section 2.6.3: Device reset. Figure 6: M24M01-HR – Maximum R _{bus} value versus bus parasitic capacitance (C _{bus}) for an I ² C bus at maximum frequency f _C = 1MHz updated. V _{RES} removed, and I _{CC1} conditions modified in Table 11: DC characteristics (M24M01-R and M24M01-HR), and Table 12: DC characteristics (M24M01-W). V _{RES} removed from Table 12: DC characteristics (M24M01-W). t _{XH1XH2} updated in Table 13: AC characteristics at 400 kHz (M24M01-R and M24M01-W). t _{XH1XH2} updated, and Note 5 updated in Table 14: AC characteristics at 1 MHz (M24M01-HR). Command replaced by instruction in the whole document.

Table 22. Document revision history (continued)

Date	Revision	Changes
02-May-2011	8	Updated Features on page 1. Updated Figure 3: WLCSP8 connections (bumps side view), Figure 5: $M24M01\text{-}R/M24M01\text{-}W - Maximum R_{bus}$ value versus bus parasitic capacitance (C_{bus}) for an I^2C bus at maximum frequency $f_C = 400 \text{kHz}$ and Figure 6: $M24M01\text{-}HR - Maximum R_{bus}$ value versus bus parasitic capacitance (C_{bus}) for an I^2C bus at maximum frequency $f_C = 1MHz$. Updated Table 11: DC characteristics ($M24M01\text{-}R$ and $M24M01\text{-}HR$). Updated footnote 5 of Table 14: AC characteristics at 1 MHz ($M24M01\text{-}HR$). Modified description of Write Control in Section 3.6: Write operations. Replaced C_L with C_{bus} in Table 9: AC measurement conditions. Changed note 4 about t_{CLQV} in Table 13: AC characteristics at 400kHz ($M24M01\text{-}R$ and $M24M01\text{-}W$).

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2011 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

