Absolute Maximum Ratings

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

Symbol	Definition		Min.	Max.	Units
V _B	High side floating supply voltage		-0.3	625	
Vs	High side floating supply offset voltage		V _B - 25	V _B + 0.3	
V _{HO}	High side floating output voltage		V _S - 0.3	V _B + 0.3	
V _{LO}	Low side output voltage		-0.3	V _{CC} + 0.3] ,
V _{RT}	R _T voltage		-0.3	V _{CC} + 0.3	V
V _{CT}	C _T voltage	C _T voltage		V _{CC} + 0.3	
Icc	Supply current (note 1)		_	25	- mA
I _{RT}	R _T output current		-5	5	
dV _S /dt	Allowable offset supply voltage transient		_	50	V/ns
PD	Package power dissipation @ T _A ≤ +25°C	(8 lead DIP)	_	1.0	W
		(8 lead SOIC)	_	0.625] vv
$R_{\theta JA}$	Thermal resistance, junction to ambient	(8 lead DIP)	_	125	°C/W
		(8 lead SOIC)	_	200	- C/VV
TJ	Junction temperature		_	150	
TS	Storage temperature		-55	150	°C
TL	Lead temperature (soldering, 10 seconds)		_	300	

Recommended Operating Conditions

The input/output logic timing diagram is shown in figure 1. For proper operation the device should be used within the recommended conditions. The V_S offset rating is tested with all supplies biased at 15V differential.

Symbol	Definition	Min.	Max.	Units
V _B	High side sloating supply absolute voltage	V _S + 10	V _S + 20	
Vs	High side floating supply offset voltage	_	600	
V _{HO}	High side floating output voltage	Vs	V _B	V
V_{LO}	Low side output voltage	0	V _{CC}	
lcc	Supply current (note 1)	_	5	mA
TA	Ambient temperature	-40	125	°C

Note 1: Because of the IR2151's application specificity toward off-line supply systems, this IC contains a zener clamp structure between the chip V_{CC} and COM which has a nominal breakdown voltage of 15.6V. Therefore, the IC supply voltage is normally derived by forcing current into the supply lead (typically by means of a high value resistor connected between the chip V_{CC} and the rectified line voltage and a local decoupling capacitor from V_{CC} to COM) and allowing the internal zener clamp circuit to determine the nominal supply voltage. Therefore, this circuit should not be driven by a DC, low impedance power source of greater than V_{CLAMP}.

Dynamic Electrical Characteristics

 V_{BIAS} (V_{CC} , V_{BS}) = 12V, C_L = 1000 pF and T_A = 25°C unless otherwise specified.


Symbol	Definition	Min.	Тур.	Max.	Units	Test Conditions
t _r	Turn-on rise time	_	80	120		
t _f	Turn-off fall time	_	40	70	ns	
DT	Deadtime	0.50	1.20	2.25	μs	
D	R _T duty cycle	48	50	52	%	

Static Electrical Characteristics

 V_{BIAS} (V_{CC} , V_{BS}) = 12V, C_L = 1000 pF, C_T = 1 nF and T_A = 25°C unless otherwise specified. The V_{IN} , V_{TH} and I_{IN} parameters are referenced to COM. The V_O and I_O parameters are referenced to COM and are applicable to the respective output leads: HO or LO.

Symbol	Definition	Min.	Тур.	Max.	Units	Test Conditions
fosc	Oscillator frequency	19.4	20.0	20.6	kHz	$R_T = 35.7 \text{ k}\Omega$
		94	100	106	K T Z	R _T = 7.04 kΩ
VCLAMP	V _{CC} zener shunt clamp voltage	14.4	15.6	16.8		I _{CC} = 5 mA
V _{CT+}	2/3 V _{CC} threshold	7.8	8.0	8.2	V	
V _{CT} -	1/3 V _{CC} threshold	3.8	4.0	4.2		
V _{CTUV}	C _T undervoltage lockout		20	50		2.5V <v<sub>CC<v<sub>CCUV+</v<sub></v<sub>
V _{RT+}	R _T high level output voltage, V _{CC} - R _T	_	0	100		I _{RT} = -100 μA
		_	200	300		I _{RT} = -1 mA
V _{RT-}	R _T Low Level Output Voltage	_	20	50	mV	I _{RT} = 100 μA
		_	200	300		I _{RT} = 1 mA
V _{RTUV}	R _T Undervoltage Lockout, V _{CC} - R _T	_	0	100		2.5V <v<sub>CC<v<sub>CCUV+</v<sub></v<sub>
VoH	High Level Output Voltage, V _{BIAS} - V _O	_	_	100		I _O = 0A
V _{OL}	Low Level Output Voltage, VO	_	_	100		$I_O = 0A$
I _{LK}	Offset Supply Leakage Current		_	50		$V_{B} = V_{S} = 600V$
I _{QBS}	Quiescent V _{BS} Supply Current	_	10	50	μA	
lacc	Quiescent V _{CC} Supply Current	_	400	950	μπ	
ICT	C _T Input Current	_	0.001	1.0		
V _{CCUV+}	V _{CC} Supply Undervoltage Positive Going	7.7	8.4	9.2		
.,	Threshold				V	
Vccuv-	V _{CC} Supply Undervoltage Negative Going Threshold	7.4	8.1	8.9		
VCCUVH	V _{CC} Supply Undervoltage Lockout Hysteresis	200	500	_	mV	
I _{O+}	Output High Short Circuit Pulsed Current	100	125	_	mA	$V_O = 0V$
I _{O-}	Output Low Short Circuit Pulsed Current	210	250	_	11174	V _O = 15V


Functional Block Diagram





Lead Definitions


Symbol	Description	
R _T	Oscillator timing resistor input,in phase with LO for normal IC operation	
C _T	Oscillator timing capacitor input, the oscillator frequency according to the following equation:	
	$f = \frac{1}{1.4 \times (R_T + 75\Omega) \times C_T}$	
	where 75 Ω is the effective impedance of the RT output stage	
V _B	High side floating supply	
НО	High side gate drive output	
Vs	High side floating supply return	
V _{CC}	Low side and logic fixed supply	
LO	Low side gate drive output	
COM	Low side return	

Lead Assignments












Figure 1. Input/Output Timing Diagram

Figure 2. Switching Time Waveform Definitions




Figure 3. Deadtime Waveform Definitions



WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245 Tel: (310) 252-7105 http://www.irf.com/ Data and specifications subject to change without notice. 3/30/2001