

March 2015

FDD8896 / FDU8896

N-Channel PowerTrench[®] MOSFET 30V, 94A, 5.7m Ω

General Description

This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, low $r_{\mbox{\scriptsize DS}(\mbox{\scriptsize ON})}$ and fast switching speed.

Applications


DC/DC converters

Features

- $r_{DS(ON)} = 5.7 m\Omega$, $V_{GS} = 10V$, $I_D = 35A$
- $r_{DS(ON)} = 6.8m\Omega$, $V_{GS} = 4.5V$, $I_D = 35A$
- High performance trench technology for extremely low rds(ON)
- · Low gate charge
- · High power and current handling capability









MOSFET Maximum Ratings T_C = 25°C unless otherwise noted

Symbol	Parameter	Ratings	Units
V_{DSS}	Drain to Source Voltage	30	V
V _{GS}	Gate to Source Voltage	±20	V
	Drain Current		
	Continuous ($T_C = 25^{\circ}C$, $V_{GS} = 10V$) (Note 1)	94	Α
I _D	Continuous ($T_C = 25^{\circ}C$, $V_{GS} = 4.5V$) (Note 1)	85	Α
	Continuous ($T_{amb} = 25^{\circ}C$, $V_{GS} = 10V$, with $R_{\theta JA} = 52^{\circ}C/W$)	17	Α
	Pulsed	Figure 4	Α
E _{AS}	Single Pulse Avalanche Energy (Note 2)	168	mJ
P _D	Power dissipation	80	W
	Derate above 25°C	0.53	W/°C
T _J , T _{STG}	Operating and Storage Temperature	-55 to 175	°C

Thermal Characteristics

$R_{ heta JC}$	Thermal Resistance Junction to Case TO-252, TO-251	1.88	°C/W
$R_{\theta JA}$	Thermal Resistance Junction to Ambient TO-252, TO-251	100	°C/W
$R_{\theta JA}$	Thermal Resistance Junction to Ambient TO-252, 1in ² copper pad area	52	°C/W

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDD8896	FDD8896	TO-252AA	13"	16mm	2500 units
FDU8896	FDU8896	TO-251AA	Tube	N/A	75 units

Electrical Characteristics $T_C = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	acteristics					
B _{VDSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	30	-	-	V
	Zana Oata Valta na Busin Oamant	V _{DS} = 24V	1	-	1	^
IDSS	Zero Gate Voltage Drain Current	$V_{GS} = 0V$ $T_C = 150^{\circ}C$	1	-	250	μΑ
I _{GSS}	Gate to Source Leakage Current	V _{GS} = ±20V	1	-	±100	nA
On Chara	acteristics					
$V_{GS(TH)}$	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \mu A$	1.2	-	2.5	V
,		$I_D = 35A, V_{GS} = 10V$	ı	0.0047	0.0057	
-	Drain to Source On Resistance	$I_D = 35A, V_{GS} = 4.5V$	-	0.0057	0.0068	0
r _{DS(ON)}		$I_D = 35A$, $V_{GS} = 10V$,	-	0.0075	0.0092	Ω

Dynamic Characteristics

C _{ISS}	Input Capacitance	V _{DS} = 15V, V _{GS} = 0V, f = 1MHz	-	2525	ı	pF
Coss	Output Capacitance		-	490	ı	pF
C_{RSS}	Reverse Transfer Capacitance	I = IIVII IZ	-	300	-	pF
R_G	Gate Resistance	$V_{GS} = 0.5V$, $f = 1MHz$	-	2.1	-	Ω
$Q_{g(TOT)}$	Total Gate Charge at 10V	$V_{GS} = 0V \text{ to } 10V$	-	46	60	nC
Q _{g(5)}	Total Gate Charge at 5V	$V_{GS} = 0V \text{ to } 5V$ $V_{GS} = 0V \text{ to } 1V$ $I_{D} = 15V$ $I_{D} = 35A$ $I_{g} = 1.0 \text{mA}$	-	24	32	nC
Q _{g(TH)}	Threshold Gate Charge		-	2.3	3.0	nC
Q _{gs}	Gate to Source Gate Charge		-	6.9	-	nC
Q _{gs2}	Gate Charge Threshold to Plateau		-	4.6	ı	nC
Q_{ad}	Gate to Drain "Miller" Charge		-	9.8	-	nC

Switching Characteristics $(V_{GS} = 10V)$

t _{ON}	Turn-On Time	$V_{DD} = 15V, I_{D} = 35A$ $V_{GS} = 10V, R_{GS} = 6.2\Omega$	-	-	171	ns
t _{d(ON)}	Turn-On Delay Time		1	9	-	ns
t _r	Rise Time		1	106	-	ns
t _{d(OFF)}	Turn-Off Delay Time		ı	53	i	ns
t _f	Fall Time			41	-	ns
t _{OFF}	Turn-Off Time		-	-	143	ns

Drain-Source Diode Characteristics

V_{SD}	I Source to Drain Diode Voltage	I _{SD} = 35A	-	-	1.25	V
		I _{SD} = 15A	-	-	1.0	V
t _{rr}	Reverse Recovery Time	$I_{SD} = 35A$, $dI_{SD}/dt = 100A/\mu s$	ı	ı	27	ns
Q_{RR}	Reverse Recovered Charge	$I_{SD} = 35A$, $dI_{SD}/dt = 100A/\mu s$	ı	ı	12	nC

Notes: 1: Package current limitation is 35A. 2: Starting $T_J = 25$ °C, L = 0.43mH, $I_{AS} = 28$ A, $V_{DD} = 27$ V, $V_{GS} = 10$ V.




Figure 1. Normalized Power Dissipation vs Case Temperature

Figure 2. Maximum Continuous Drain Current vs Case Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance





Figure 4. Peak Current Capability

©2008 Fairchild Semiconductor Corporation FDD8896 / FDU8896 Rev. 1.2







Figure 5. Forward Bias Safe Operating Area

NOTE: Refer to Fairchild Application Notes AN7514 and AN7515

Figure 6. Unclamped Inductive Switching

Capability







Figure 7. Transfer Characteristics

Figure 8. Saturation Characteristics






Figure 9. Drain to Source On Resistance vs Gate Voltage and Drain Current

Figure 10. Normalized Drain to Source On Resistance vs Junction Temperature

©2004 Fairchild Semiconductor Corporation FDD8896 / FDU8896 Rev. 1.2

Typical Characteristics $T_C = 25^{\circ}C$ unless otherwise noted




Figure 11. Normalized Gate Threshold Voltage vs
Junction Temperature




Figure 12. Normalized Drain to Source Breakdown Voltage vs Junction Temperature




Figure 13. Capacitance vs Drain to Source Voltage




Figure 14. Gate Charge Waveforms for Constant Gate Current

Test Circuits and Waveforms




Figure 15. Unclamped Energy Test Circuit




Figure 16. Unclamped Energy Waveforms




Figure 17. Gate Charge Test Circuit




Figure 18. Gate Charge Waveforms




Figure 19. Switching Time Test Circuit




Figure 20. Switching Time Waveforms

Thermal Resistance vs. Mounting Pad Area

The maximum rated junction temperature, T_{JM} , and the thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation, P_{DM} , in an application. Therefore the application's ambient temperature, T_A (°C), and thermal resistance $R_{\theta JA}$ (°C/W) must be reviewed to ensure that T_{JM} is never exceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$P_{DM} = \frac{(T_{JM} - T_A)}{R_{\theta JA}} \tag{EQ. 1}$$

In using surface mount devices such as the TO-252 package, the environment in which it is applied will have a significant influence on the part's current and maximum power dissipation ratings. Precise determination of P_{DM} is complex and influenced by many factors:

- Mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board.
- The number of copper layers and the thickness of the board.
- 3. The use of external heat sinks.
- 4. The use of thermal vias.
- 5. Air flow and board orientation.
- For non steady state applications, the pulse width, the duty cycle and the transient thermal response of the part, the board and the environment they are in.

Fairchild provides thermal information to assist the designer's preliminary application evaluation. Figure 21 defines the $R_{\theta JA}$ for the device as a function of the top copper (component side) area. This is for a horizontally positioned FR-4 board with 1oz copper after 1000 seconds of steady state power with no air flow. This graph provides the necessary information for calculation of the steady state junction temperature or power dissipation. Pulse applications can be evaluated using the Fairchild device Spice thermal model or manually utilizing the normalized maximum transient thermal impedance curve.

Thermal resistances corresponding to other copper areas can be obtained from Figure 21 or by calculation using Equation 2 or 3. Equation 2 is used for copper area defined in inches square and equation 3 is for area in centimeters square. The area, in square inches or square centimeters is the top copper area including the gate and source pads.

$$R_{\Theta JA} = 33.32 + \frac{23.84}{(0.268 + Area)}$$
 (EQ. 2)

Area in Inches Squared

$$R_{\theta JA} = 33.32 + \frac{154}{(1.73 + Area)}$$
 (EQ. 3)

Area in Centimeters Squared






Figure 21. Thermal Resistance vs Mounting Pad Area




©2008 Fairchild Semiconductor Corporation FDD8896 / FDU8896 Rev. 1.2

```
SABER Electrical Model
rev July 2003
template FDD8896 n2,n1,n3 =m temp
electrical n2,n1,n3
number m_temp=25
var i iscl
dp..model dbodymod = (isl=5e-12,ikf=10,nl=1.01,rs=2.6e-3,trs1=8e-4,trs2=2e-7,cjo=8.8e-10,m=0.57,tt=1e-16,xti=0.9)
dp..model dbreakmod = (rs=8e-2,trs1=1e-3,trs2=-8.9e-6)
dp..model dplcapmod = (cjo=9.4e-10,isl=10e-30,nl=10,m=0.4)
m..model mmedmod = (type=_n, vto=1.85, kp=10, is=1e-30, tox=1)
m..model mstrongmod = (type=_n,vto=2.34,kp=350,is=1e-30, tox=1)
m..model mweakmod = (type=_n,vto=1.55,kp=0.05,is=1e-30, tox=1,rs=0.1)
                                                                                                             LDRAIN
sw_vcsp..model s1amod = (ron=1e-5,roff=0.1,von=-4,voff=-3)
                                                                     DPLCAP
                                                                                                                      DRAIN
sw_vcsp..model s1bmod = (ron=1e-5,roff=0.1,von=-3,voff=-4)
                                                                  10
sw_vcsp..model s2amod = (ron=1e-5,roff=0.1,von=-2,voff=-0.5)
                                                                                                            RLDRAIN
sw_vcsp..model s2bmod = (ron=1e-5,roff=0.1,von=-0.5,voff=-2)
                                                                                RSLC1
                                                                               51
c.ca n12 n8 = 2.3e-9
                                                                   RSLC2 €
c.cb n15 n14 = 2.3e-9
                                                                                  ISCI
c.cin n6 n8 = 2.3e-9
                                                                                            DBRFAK T
                                                                                50
dp.dbody n7 n5 = model=dbodymod
                                                                                RDRAIN
                                                                <u>6</u>
8
dp.dbreak n5 n11 = model=dbreakmod
                                                          FSG
                                                                                                            DBODY
dp.dplcap n10 n5 = model=dplcapmod
                                                                     EVTHRES
                                                                        (<u>19</u>)
8
                                                                                            MWEAK
                                          LGATE
                                                         EVTEMP
spe.ebreak n11 n7 n17 n18 = 32.6
                                                  RGATE
                                  GATE
                                                           18
22
                                                                                              EBREAK
spe.eds n14 n8 n5 n8 = 1
                                                                                  MMED
                                                                          MSTRO
spe.egs n13 n8 n6 n8 = 1
                                         RLGATE
spe.esg n6 n10 n6 n8 = 1
                                                                                                            LSOURCE
spe.evthres n6 n21 n19 n8 = 1
                                                                          CIN
                                                                                                                     SOURCE
spe.evtemp n20 n6 n18 n22 = 1
                                                                                           RSOURCE
                                                                                                           RLSOURCE
i.it n8 n17 = 1
                                                                                                 RBREAK
I.lgate n1 n9 = 4.6e-9
                                                                                             17
I.Idrain n2 n5 = 1.0e-9
                                                                                                          RVTEMP
                                                                   o S2B
I.Isource n3 n7 = 1.7e-9
                                                                                                          19
                                                    CA
                                                                                            IT
                                                                                              (♠
                                                                               14
res.rlgate n1 n9 = 46
                                                                                                            VBAT
res.rldrain n2 n5 = 10
                                                            EGS
                                                                       EDS
res.rlsource n3 n7 = 17
m.mmed n16 n6 n8 n8 = model=mmedmod, l=1u, w=1u, temp=m_temp
                                                                                                RVTHRES
m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u, temp=m_temp
m.mweak n16 n21 n8 n8 = model=mweakmod, l=1u, w=1u, temp=m_temp
res.rbreak n17 n18 = 1, tc1=8.3e-4,tc2=-4e-7
res.rdrain n50 n16 = 2.2e-3, tc1=1e-4,tc2=8e-6
res.rgate n9 n20 = 2.1
res.rslc1 n5 n51 = 1e-6, tc1=9e-4,tc2=1e-6
res.rslc2 n5 n50 = 1e3
res.rsource n8 n7 = 2e-3, tc1=7.5e-3,tc2=1e-6
res.rvthres n22 n8 = 1, tc1=-1.7e-3,tc2=-8.8e-6
res.rvtemp n18 n19 = 1. tc1=-2.6e-3.tc2=2e-7
sw_vcsp.s1a n6 n12 n13 n8 = model=s1amod
sw_vcsp.s1b n13 n12 n13 n8 = model=s1bmod
sw_vcsp.s2a n6 n15 n14 n13 = model=s2amod
sw_vcsp.s2b n13 n15 n14 n13 = model=s2bmod
v.vbat n22 n19 = dc=1
equations {
|sc| \cdot v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))*((abs(v(n5,n51)*1e6/500))** 10))
```

©2008 Fairchild Semiconductor Corporation FDD8896 / FDU8896 Rev. 1.2





ON Semiconductor and III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC

www.onsemi.com