

## **Functional Description**

The CY7C009V is a low-power CMOS 64K, 128K × 8 dual-port static RAM. Various arbitration schemes are included on the devices to handle situations when multiple processors access the same piece of data. Two ports are provided permitting independent, asynchronous access for reads and writes to any location in memory. The devices can be utilized as standalone 8/9-bit dual-port static RAMs or multiple devices can be combined in order to function as a \_16/18-bit or wider master/slave dual-port static RAM. An M/S pin is provided for implementing 16/18-bit or wider memory applications without the need for separate master and slave devices or additional discrete logic. Application areas include interprocessor/multiprocessor designs, communications status buffering, and dual-port video/graphics memory.

Each port has independent control pins: chip enable  $(\overline{CE})$ , read or write enable (R/W), and output enable (OE). Two flags are provided on each port (BUSY) and  $\overline{INT}$ . BUSY signals that the port is trying to access the same location currently being accessed by the other port. The interrupt flag  $(\overline{INT})$  permits communication between ports or systems by means of a mail box. The semaphores are used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphore logic is comprised of eight shared latches. Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power-down feature is controlled independently on each port by a chip select  $(\overline{CE})$  pin.

The CY7C009V is available in 100-pin Thin Quad Plastic Flatpacks (TQFP).

For a complete list of related documentation, click here.

Document Number: 38-06044 Rev. \*J Page 2 of 23



## **Contents**

Selection Guide	4
Pin Configurations	4
Pin Definitions	5
Architecture	5
Functional Overview	5
Write Operation	
Read Operation	5
Interrupts	6
Busy	
Master/Slave	
Semaphore Operation	6
Maximum Ratings	8
Operating Range	
Electrical Characteristics	
Capacitance	
AC Test Loads and Waveforms	
Data Datantian Mada	

Timing	9
Switching Characteristics	
Switching Waveforms	
Ordering Information	18
128K × 8, 3.3 V Asynchronous Dual-Port SRAM .	
Ordering Code Definitions	18
Package Diagram	
Acronyms	
Document Conventions	20
Units of Measure	20
Document History Page	21
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	23
Products	
PSoC®Solutions	
Cypress Developer Community	
Technical Support	




## **Selection Guide**

Description	CY7C009V -15	CY7C009V -20	CY7C009V -25	Unit
Maximum access time	15	20	25	ns
Typical operating current	125	120	115	mA
Typical standby current for I <sub>SB1</sub> (both ports TTL level)	35	35	30	mA
Typical standby current for I <sub>SB3</sub> (both ports CMOS level)	10	10	10	μА

# **Pin Configurations**

Figure 1. 100-pin TQFP pinout (Top View)



Document Number: 38-06044 Rev. \*J Page 4 of 23



### **Pin Definitions**

Left Port	Right Port	Description
CE <sub>0L</sub> , CE <sub>1L</sub>	CE <sub>0R</sub> , CE <sub>1R</sub>	Chip enable ( $\overline{CE}$ is LOW when $\overline{CE}_0 \le V_{IL}$ and $CE_1 \ge V_{IH}$ )
$R/\overline{W}_L$	R/W <sub>R</sub>	Read/Write enable
ŌĒL	<del>OE</del> <sub>R</sub>	Output enable
A <sub>0L</sub> -A <sub>16L</sub>	A <sub>0R</sub> -A <sub>16R</sub>	Address
I/O <sub>0L</sub> –I/O <sub>7L</sub>	I/O <sub>0R</sub> –I/O <sub>7R</sub>	Data bus input/output
SEM <sub>L</sub>	SEMR	Semaphore enable
INT <sub>L</sub>	INT <sub>R</sub>	Interrupt flag
BUSYL	BUSY <sub>R</sub>	Busy flag
M/S		Master or slave select
V <sub>CC</sub>		Power
GND		Ground
NC		No Connect

### Architecture

The CY7C009V consists of an array of 128K words of 8 bits each of dual-port RAM cells, I/O and address lines, and control signals (CE, OE, R/W). These control pins permit independent access for reads or writes to any location in memory. To handle simultaneous writes/reads to the same location, a BUSY pin is provided on each port. Two interrupt (INT) pins can be utilized for port-to-port communication. Two semaphore (SEM) control pins are used for allocating shared resources. With the M/S pin, the devices can function as a master (BUSY pins are outputs) or as a slave (BUSY pins are inputs). The devices also have an automatic power-down feature controlled by CE. Each port is provided with its own output enable control (OE), which allows data to be read from the device.

### **Functional Overview**

### **Write Operation**

Data must be set up for a duration of  $t_{SD}$  before the rising edge of R/W in order to guarantee a valid write. A write operation is controlled by either the R/W pin (see Write Cycle No. 1 waveform) or the  $\overline{CE}$  pin (see Write Cycle No. 2 waveform). Required inputs for non-contention operations are summarized in Table 1.

If a location is being written to by one port and the opposite port attempts to read that location, a port-to-port flowthrough delay must occur before the data is read on the output; otherwise the data read is not deterministic. Data will be valid on the port  $t_{\mbox{\scriptsize DDD}}$  after the data is presented on the other port.

Table 1. Non-Contending Read/Write

	Inputs			Outputs	Operation			
CE	R/W	OE	SEM	I/O <sub>0</sub> –I/O <sub>8</sub>	Орегация			
Н	Х	Х	Н	High Z	Deselected: Power-down			
Н	Н	L	L	Data out	Read data in semaphore flag			
Х	Х	Н	Х	High Z	I/O lines disabled			
Н		Х	L	Data in	Write into semaphore flag			
L	Н	L	Н	Data out	Read			
L	L	Х	Н	Data in	Write			
L	Х	Х	L		Not allowed			

## **Read Operation**

When reading the device, the user must assert both the  $\overline{\text{OE}}$  and  $\overline{\text{CE}}$  pins. Data will be available  $t_{\text{ACE}}$  after  $\overline{\text{CE}}$  or  $t_{\text{DOE}}$  after  $\overline{\text{OE}}$  is

<u>asserted</u>. If the user wishes to access a semaphore flag, then the  $\overline{\text{SEM}}$  pin must be asserted instead of the  $\overline{\text{CE}}$  pin, and  $\overline{\text{OE}}$  must also be asserted.

Document Number: 38-06044 Rev. \*J Page 5 of 23



### Interrupts

The upper two memory locations may be used for message passing. The highest memory location (1FFFF for the CY7C009) is the mailbox for the right port and the second-highest memory location (1FFFE for the CY7C009) is the mailbox for the left port. When one port writes to the other port's mailbox, an interrupt is generated to the owner. The interrupt is reset when the owner reads the contents of the mailbox. The message is user defined.

Each port can read the other port's mailbox without resetting the interrupt. The active state of the busy signal (to a port) prevents

the port from setting the interrupt to the winning port. Also, an active busy to a port prevents that port from reading its own mailbox and, thus, resetting the interrupt to it.

If an application does not require message passing, do not connect the interrupt pin to the processor's interrupt request input pin.

The operation of the interrupts and their interaction with Busy are summarized in Table 2.

Table 2. Interrupt Operation Example (assumes  $\overline{BUSY}_L = \overline{BUSY}_R = HIGH$ )

Function	Left Port				Right Port					
FullCuon	R/W <sub>L</sub>	CEL	OEL	A <sub>0L-16L</sub>	INT <sub>L</sub>	R/W <sub>R</sub>	CER	OER	A <sub>0R-16R</sub>	INT <sub>R</sub>
Set Right INT <sub>R</sub> Flag	L	L	Х	1FFFF	Х	Х	Х	Х	Х	L <sup>[2]</sup>
Reset Right INT <sub>R</sub> Flag	Х	Х	Х	Х	Х	Х	L	L	1FFFF	H <sup>[3]</sup>
Set Left INT <sub>L</sub> Flag	Х	Х	Х	Х	L[3]	L	L	Х	1FFFE	Х
Reset Left INT <sub>L</sub> Flag	Х	L	L	1FFFE	H <sup>[2]</sup>	Х	Х	Х	Х	Х

### Busy

The CY7C009V provide on-chip arbitration to resolve  $\underline{\text{sim}}$ ultaneous memory location access (contention). If both ports'  $\overline{\text{CE}}$ s are asserted and an address match occurs within  $t_{PS}$  of each other, the busy logic will determine which port has access. If  $t_{PS}$  is violated, one port will definitely gain permission to the location, but it is not predictable which port will get that permission.  $\underline{\text{BUSY}}$  will be asserted  $t_{BLA}$  after an address match or  $t_{BLC}$  after  $\overline{\text{CE}}$  is taken LOW.

## Master/Slave

A M/S pin is provided in order to expand the word width by configuring the device as either a master or a slave. The BUSY output of the master is connected to the BUSY input of the slave. This will allow the device to interface to a master device with no external components. Writing to slave devices must be delayed until after the BUSY input has settled (t<sub>BLC</sub> or t<sub>BLA</sub>), otherwise, the slave chip may begin a write cycle during a contention situation. When tied HIGH, the M/S pin allows the device to be used as a master and, therefore, the BUSY line is an output. BUSY can then be used to send the arbitration outcome to a slave.

### **Semaphore Operation**

The CY7C009V provide eight semaphore latches, which are separate from the dual-port memory locations. Semaphores are used to reserve resources that are shared between the two ports. The state of the semaphore indicates that a resource is in use. For example, if the left port wants to request a given resource, it sets a latch by writing a zero to a semaphore location. The left port then verifies its success in setting the latch by reading it. After writing to the semaphore, SEM or OE must be deasserted for  $t_{\rm SOP}$  before attempting to read the semaphore. The semaphore value will be available  $t_{\rm SWRD}$  +  $t_{\rm DOE}$  after the

rising edge of the semaphore write. If the left port was successful (reads a zero), it assumes control of the shared resource, otherwise (reads a one) it assumes the right port has control and continues to poll the semaphore. When the right side has relinquished control of the semaphore (by writing a one), the left side will succeed in gaining control of the semaphore. If the left side no longer requires the semaphore, a one is written to cancel its request.

Semaphores are accessed by asserting  $\overline{\text{SEM}}$  LOW. The  $\overline{\text{SEM}}$  pin functions as a chip select for the semaphore latches ( $\overline{\text{CE}}$  must remain HIGH during  $\overline{\text{SEM}}$  LOW).  $A_{0-2}$  represents the semaphore address.  $\overline{\text{OE}}$  and  $\overline{\text{R/W}}$  are used in the same manner as a normal memory access. When writing or reading a semaphore, the other address pins have no effect.

When writing to the semaphore, only  $I/O_0$  is used. If a zero is written to the left port of an available semaphore, a one will appear at the same semaphore address on the right port. That semaphore can now only be modified by the side showing zero (the left port in this case). If the left port now relinquishes control by writing a one to the semaphore, the semaphore will be set to one for both sides. However, if the right port had requested the semaphore (written a zero) while the left port had control, the right port would immediately own the semaphore as soon as the left port released it. Table 3 on page 7 shows sample semaphore operations.

When reading a semaphore, all data lines output the semaphore value. The read value is latched in an output register to prevent the semaphore from changing state during a write from the other port. If both ports attempt to access the semaphore within  $t_{\rm SPS}$  of each other, the semaphore will definitely be obtained by one side or the other, but there is no guarantee which side will control the semaphore.

### Notes

- 2. If  $\overline{\text{BUSY}_{L}}$  = L, then no change.
- 3. If  $\overline{BUSY}_R = L$ , then no change.



**Table 3. Semaphore Operation Example** 

Function	I/O <sub>0</sub> -I/O <sub>8</sub> Left	I/O <sub>0</sub> -I/O <sub>8</sub> Right	Status
No action	1	1	Semaphore free
Left port writes 0 to semaphore	0	1	Left port has semaphore token
Right port writes 0 to semaphore	0	1	No change. Right side has no write access to semaphore
Left port writes 1 to semaphore	1	0	Right port obtains semaphore token
Left port writes 0 to semaphore	1	0	No change. Left port has no write access to semaphore
Right port writes 1 to semaphore	0	1	Left port obtains semaphore token
Left port writes 1 to semaphore	1	1	Semaphore free
Right port writes 0 to semaphore	1	0	Right port has semaphore token
Right port writes 1 to semaphore	1	1	Semaphore free
Left port writes 0 to semaphore	0	1	Left port has semaphore token
Left port writes 1 to semaphore	1	1	Semaphore free

Document Number: 38-06044 Rev. \*J Page 7 of 23



# **Maximum Ratings**

Exceeding maximum ratings [4] may shorten the useful life of the device. User guidelines are not tested. Storage temperature ......-65 °C to +150 °C Ambient temperature with power applied ......–55 °C to +125 °C Supply voltage to ground potential .....-0.5 V to +4.6 V DC voltage applied to outputs 

DC input voltage	0.5 V to V <sub>CC</sub> + 0.5 V
Output current into outputs (LOW)	20 mA
Static discharge voltage	> 1100 V
Latch-up current	> 200 mA

# **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0 °C to +70 °C	3.3 V ± 300 mV
Industrial [5]	–40 °C to +85 °C	3.3 V ± 300 mV

## **Electrical Characteristics**

Over the Operating Range

						C	/7C00	9V				
Parameter	Description		-15			-20			-25			Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
V <sub>OH</sub>	Output HIGH voltage (V <sub>CC</sub> = Min,	$I_{OH} = -4.0 \text{ mA}$	2.4	_	_	2.4	_	_	2.4	_	_	V
V <sub>OL</sub>	Output LOW voltage (V <sub>CC</sub> = Min,	$I_{OH} = +4.0 \text{ mA}$	_		0.4	_		0.4	-		0.4	V
V <sub>IH</sub>	Input HIGH voltage		2.2		_	2.2		_	2.2		_	V
V <sub>IL</sub>	Input LOW voltage		_		0.8	_		0.8	-		0.8	V
I <sub>IX</sub>	Input leakage current		<b>-</b> 5		5	<b>–</b> 5		5	<b>-</b> 5		5	μΑ
I <sub>OZ</sub>	Output leakage current		-10		10	-10		10	-10		10	μΑ
I <sub>CC</sub>	Operating current	Commercial	_	125	185	_	120	175	-	115	165	mA
	(V <sub>CC</sub> = Max, I <sub>OUT</sub> = 0 mA) outputs disabled	Industrial		_				195		-	_	mA
I <sub>SB1</sub>	Standby current	Commercial		35	50		35	45		30	40	mA
	$\frac{\text{(both ports TTL level)}}{\text{CE}_{L} \text{ and CE}_{R} \ge V_{IH}, \text{ f = f}_{MAX}}$	Industrial		-	_		45	55		-	_	mA
I <sub>SB2</sub>	Standby current	Commercial		80	120		75	110		65	95	mA
	$\frac{(one\ port\ TTL\ level)}{CE_L\  \ CE_R\ge V_{IH},\ f=f_{MAX}}$	Industrial		-	_		85	120		-	_	mA
I <sub>SB3</sub>	Standby current	Commercial		10	250		10	250		10	250	μΑ
	(both ports CMOS level) $CE_L$ and $CE_R \ge V_{CC} - 0.2 \text{ V}$ , f = 0	Industrial		-	_		10	250		-	_	μА
I <sub>SB4</sub>	Standby current	Commercial		75	105		70	95		60	80	mA
	$\frac{(\text{one port CMOS level})}{CE_L \mid CE_R \ge V_{IH}, f = f_{MAX}^{[6]}}$	Industrial		-	-		80	105		-	_	mA

- 4. The voltage on any input or I/O pin cannot exceed the power pin during power-up.
- Industrial parts are available in CY7C009V.
   f<sub>MAX</sub> = 1/t<sub>RC</sub> = All inputs cycling at f = 1/t<sub>RC</sub> (except output enable). f = 0 means no address or control lines change. This applies only to inputs at CMOS level standby I<sub>SB3</sub>.

Document Number: 38-06044 Rev. \*J Page 8 of 23





# Capacitance

Parameter [7]	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = 3.3 \text{V}$	10	pF
C <sub>OUT</sub>	Output capacitance		10	pF

### AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms






(a) Normal Load (Load 1)

(b) Thévenin Equivalent (Load 1)

ALL INPUT PULSES

(c) Three-State Delay (Load 2) (Used for  $t_{LZ}$ ,  $t_{HZ}$ ,  $t_{HZWE}$ , &  $t_{LZWE}$ including scope and jig)




## **Data Retention Mode**

The CY7C009V is designed with battery backup in mind. Data retention voltage and supply current are guaranteed over temperature. The following rules ensure data retention:

- 1. Chip enable (CE) must be held HIGH during data retention, within  $V_{CC}$  to  $V_{CC} - 0.2 \text{ V}$ .
- 2.  $\overline{\text{CE}}$  must be kept between  $V_{\text{CC}}$  0.2 V and 70% of  $V_{\text{CC}}$  during the power-up and power-down transitions.
- 3. The RAM can begin operation >  $t_{RC}$  after  $V_{CC}$  reaches the minimum operating voltage (3.0 V).

# **Timing**



Parameter	Test Conditions [8]	Max	Unit
ICC <sub>DR1</sub>	@ VCC <sub>DR</sub> = 2 V	50	μΑ

### Notes

- Tested initially and after any design or process changes that may affect these parameters.
   E = V<sub>CC</sub>, V<sub>in</sub> = GND to V<sub>CC</sub>, T<sub>A</sub> = 25 °C. This parameter is guaranteed but not tested.



# **Switching Characteristics**

Over the Operating Range

		CY7C009V						
Parameter [9]	Description	-15		-20		-25		Unit
		Min	Max	Min	Max	Min	Max	
READ CYCLE								•
t <sub>RC</sub>	Read cycle time	15	_	20	_	25	_	ns
t <sub>AA</sub>	Address to data valid	_	15	-	20	-	25	ns
t <sub>OHA</sub>	Output hold from address change	3	-	3	-	3	-	ns
t <sub>ACE</sub> <sup>[10]</sup>	CE LOW to data valid	_	15	_	20	_	25	ns
tnoe	OE LOW to data valid	_	10	_	12	_	13	ns
t <sub>LZOE</sub> <sup>[11, 12, 13]</sup>	OE LOW to low Z	3	_	3	_	3	_	ns
t <sub>HZOE</sub> [11, 12, 13]	OE HIGH to high Z	_	10	_	12	_	15	ns
t <sub>LZCE</sub> <sup>[11, 12, 13]</sup>	CE LOW to low Z	3	_	3	_	3	_	ns
t <sub>HZCE</sub> <sup>[11, 12, 13]</sup>	CE HIGH to high Z		10	_	12	_	15	ns
t <sub>PU</sub> <sup>[13]</sup>	CE LOW to power-up		_	0	_	0	_	ns
t <sub>PD</sub> <sup>[13]</sup>	CE HIGH to power-down	_	15	_	20	_	25	ns
t <sub>ABE</sub> <sup>[10]</sup>	Byte enable access time	_	15	_	20	_	25	ns
WRITE CYCL	E	•		•	•	•	•	
t <sub>WC</sub>	Write cycle time	15	_	20	_	25	_	ns
t <sub>SCE</sub> <sup>[10]</sup>	CE LOW to write end	12	_	16	_	20	_	ns
t <sub>AW</sub>	Address valid to write end	12	_	16	_	20	_	ns
t <sub>HA</sub>	Address hold from write end	0	_	0	_	0	_	ns
t <sub>SA</sub> <sup>[10]</sup>	Address set-up to write start	0	_	0	_	0	_	ns
t <sub>PWE</sub>	Write pulse width	12	_	17	_	22	_	ns
t <sub>SD</sub>	Data set-up to write end	10	_	12	_	15	_	ns
t <sub>HD</sub>	Data hold from write end	0	_	0	_	0	_	ns
t <sub>HZWE</sub> <sup>[12, 13]</sup>	R/W LOW to high Z	_	10	_	12	_	15	ns
t <sub>LZWE</sub> <sup>[12, 13]</sup>	R/W HIGH to low Z	3	_	3	_	3	_	ns
t <sub>WDD</sub> <sup>[14]</sup>	Write pulse to data delay	_	30	_	40	_	50	ns
t <sub>DDD</sub> <sup>[14]</sup>	Write data valid to read data valid	_	25	_	30	_	35	ns

### Notes

Document Number: 38-06044 Rev. \*J Page 10 of 23

<sup>9.</sup> Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified I<sub>OI</sub>/I<sub>OH</sub> and 30 pF load capacitance.

10. To access RAM, CE = L, SEM = H. To access semaphore, CE = H and SEM = L. Either condition must be valid for the entire t<sub>SCE</sub> time.

<sup>10.</sup> To access RAM, CE = L, SEM = H. To access semaphore, CE = H and SEM = L. Either condition must be valid for the entire 11. At any given temperature and voltage condition for any given device,  $t_{HZCE}$  is less than  $t_{LZCE}$  and  $t_{HZCE}$  is less than  $t_{LZCE}$ .

<sup>12.</sup> Test conditions used are Load 2.

<sup>13.</sup> This parameter is guaranteed by design, but it is not production tested. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.

<sup>14.</sup> For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.



# **Switching Characteristics** (continued)

Over the Operating Range

		CY7C009V						
Parameter [9]	Description	-15		-20		-25		Unit
		Min	Max	Min	Max	Min	Max	
BUSY TIMING	[15]	•	•	•	•	•	•	
t <sub>BLA</sub>	BUSY LOW from address match	_	15	_	20	_	20	ns
t <sub>BHA</sub>	BUSY HIGH from address mismatch	_	15	_	20	_	20	ns
t <sub>BLC</sub>	BUSY LOW from CE LOW	_	15	_	20	_	20	ns
t <sub>BHC</sub>	BUSY HIGH from CE HIGH	_	15	_	16	_	17	ns
t <sub>PS</sub>	Port set-up for priority	5	_	5	_	5	_	ns
t <sub>WB</sub>	R/W HIGH after BUSY (Slave)	0	_	0	_	0	_	ns
t <sub>WH</sub>	R/W HIGH after BUSY HIGH (Slave)	13	_	15	_	17	_	ns
t <sub>BDD</sub> <sup>[16]</sup>	BUSY HIGH to data valid	_	15	_	20	_	25	ns
INTERRUPT 1	riming <sup>[15]</sup>	•		•	1	•	•	ı
t <sub>INS</sub>	INT set time	_	15	_	20	_	20	ns
t <sub>INR</sub>	INT reset time	_	15	_	20	_	20	ns
SEMAPHORE	TIMING	•		•	1	•		ı
t <sub>SOP</sub>	SEM flag update pulse (OE or SEM)	10	_	10	_	12	_	ns
t <sub>SWRD</sub>	SEM flag write to read time	5	_	5	_	5	_	ns
t <sub>SPS</sub>	SEM flag contention window	5	_	5	_	5	_	ns
t <sub>SAA</sub>	SEM address access time	_	15	-	20	-	25	ns

Notes
15. Test conditions used are Load 1.
16.  $t_{BDD}$  is a calculated parameter and is the greater of  $t_{WDD}$ – $t_{PWE}$  (actual) or  $t_{DDD}$ – $t_{SD}$  (actual).



# **Switching Waveforms**

Figure 3. Read Cycle No.1 (Either Port Address Access) [17, 18, 19]




Figure 4. Read Cycle No.2 (Either Port CE/OE Access) [17, 20, 21]





Figure 5. Read Cycle No. 3 (Either Port) [17, 19, 20, 21]



- 17. R/W is HIGH for read cycles.
- 17. KW is Figh for read cycles.

  18. Device is continuously selected  $\overline{CE} = V_{|L}$ . This waveform cannot be used for semaphore reads.

  19.  $\overline{OE} = V_{|L}$ .

  20. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.

  21. To access RAM,  $\overline{CE} = V_{|L}$ ,  $\overline{SEM} = V_{|H}$ . To access semaphore,  $\overline{CE} = V_{|H}$ ,  $\overline{SEM} = V_{|L}$ .



Figure 6. Write Cycle No. 1 (R/W Controlled Timing) [22, 23, 24, 25]





Figure 7. Write Cycle No. 2 (CE Controlled Timing) [22, 23, 24, 29]



- 22. R/W must be HIGH during all address transitions.
- 23. A write occurs during the overlap (t<sub>SCE</sub> or t<sub>PME</sub>) of a LOW CE or SEM.

  24. t<sub>HA</sub> is measured from the earlier of CE or R/W or (SEM or R/W) going HIGH at the end of write cycle.
- 25. If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of t<sub>PWE</sub> or (t<sub>HZWE</sub> + t<sub>SD</sub>) to allow the I/O drivers to turn off and data to be placed on the bus for the required t<sub>SD</sub>. If OE is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t<sub>PWE</sub>.
- 26. Transition is measured ±500 mV from steady state with a 5 pF load (including scope and jig). This parameter is sampled and not 100% tested.

- 27. To access RAM, CE = V<sub>IL</sub>. SEM = V<sub>IH</sub>.
   28. During this period, the I/O pins are in the output state, and input signals must not be applied.
   29. If the CE or SEM LOW transition occurs simultaneously with or after the RW LOW transition, the outputs remain in the high-impedance state.



Figure 8. Semaphore Read after Write Timing, Either Side [30]





Figure 9. Timing Diagram of Semaphore Contention  $^{[31,\,32,\,33]}$ 



- 30.  $\overline{\text{CE}}$  = HIGH for the duration of the above timing (both write and read cycle).

- 31. I/O<sub>OR</sub> = I/O<sub>0L</sub> = LOW (request semaphore); CE<sub>R</sub> = CE<sub>L</sub> = HIGH.

  32. Semaphores are reset (available to both ports) at cycle start.

  33. If t<sub>SPS</sub> is violated, the semaphore will definitely be obtained by one side or the other, but which side will get the semaphore is unpredictable.



Figure 10. Timing Diagram of Read with  $\overline{BUSY}$  (M/ $\overline{S}$  = HIGH) [34]





Figure 11. Write Timing with Busy Input (M/ $\overline{S}$  = LOW)



Note 34.  $\overline{CE}_L = \overline{CE}_R = LOW$ .



Figure 12. Busy Timing Diagram No. 1 (CE Arbitration) [35]






Figure 13. Busy Timing Diagram No. 2 (Address Arbitration) [35]

## Left Address Valid First:



### Right Address Valid First:




### Note

35. If t<sub>PS</sub> is violated, the busy signal will be asserted on one side or the other, but there is no guarantee to which side BUSY will be asserted.



Figure 14. Interrupt Timing Diagrams



## Notes

<sup>36.</sup>  $t_{HA}$  depends on which enable pin  $(\overline{CE}_L \text{ or } \underline{R/W}_L)$  is <u>deasserted</u> first. 37.  $t_{INS}$  or  $t_{INR}$  depends on which enable pin  $(\overline{CE}_L \text{ or } R/W_L)$  is asserted last.




# **Ordering Information**

# 128K × 8, 3.3 V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15	CY7C009V-15AXC	A100	100-pin TQFP Pb-free	Commercial
20	CY7C009V-20AXI	A100	100-pin TQFP Pb-free	Industrial
25	CY7C009V-25AXC	A100	100-pin TQFP Pb-free	Commercial

## **Ordering Code Definitions**




Document Number: 38-06044 Rev. \*J Page 18 of 23



# **Package Diagram**

Figure 15. 100-pin TQFP (14 × 14 × 1.4 mm) A100SA Package Outline, 51-85048



51-85048 \*J

Document Number: 38-06044 Rev. \*J Page 19 of 23



# **Acronyms**

Acronym	Description			
CMOS	Complementary Metal Oxide Semiconductor			
CE	Chip Enable			
I/O	Input/Output			
ĪNT	Interrupt			
ŌĒ	Output Enable			
SEM	Semaphore			
SRAM	Static Random Access Memory			
TQFP	Thin Quad Flat Pack			
TTL	Transistor-Transistor Logic			

# **Document Conventions**

# **Units of Measure**

Symbol	Unit of Measure			
°C	degree Celsius			
MHz	megahertz			
μΑ	microampere			
mA	milliampere			
ms	millisecond			
mV	millivolt			
ns	nanosecond			
pF	picofarad			
V	volt			
W	watt			

Document Number: 38-06044 Rev. \*J Page 20 of 23



# **Document History Page**

Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change
**	110192	09/29/01	SZV	Change from Spec number: 38-00669 to 38-06044
*A	113541	04/15/02	OOR	Updated Pin Configurations (Changed pin 85 from BUSYL to BUSYR in the figure "100-pin TQFP (Top View)" (corresponding to CY7C018V/019V)).
*B	122294	12/27/02	RBI	Updated Maximum Ratings: Added Note 4 and referred the same note in "maximum ratings".
*C	393440	See ECN	YIM	Added Pb-free Logo Updated Ordering Information (Added Pb-free parts (CY7C008V-25AXC, CY7C009V-15AXC, CY7C009V-20AXI, CY7C009V-25AXC, CY7C019V-15AXC, CY7C019V-20AXC, CY7C019V-20AXI, CY7C019V-25AXC)).
*D	2896038	03/19/10	RAME	Updated Ordering Information (Removed inactive parts). Updated Package Diagram.
*E	3081242	11/09/2010	ADMU	Added Ordering Code Definitions. Added Acronyms and Units of Measure. Minor edits. Updated to new template.
				Updated Document Title to read "CY7C009V, 3.3 V 128 K × 8 Dual-Port Sta RAM".  Updated Features (Removed CY7C008V, CY7C018V, CY7C019V related information).  Updated Logic Block Diagram (Removed CY7C008V, CY7C018V, CY7C01 related information, removed Notes "I/O <sub>0</sub> —I/O <sub>7</sub> for × 8 devices; I/O <sub>0</sub> —I/O <sub>8</sub> for 9 devices." and "A <sub>0</sub> —A <sub>15</sub> for 64K devices; A <sub>0</sub> —A <sub>16</sub> for 128K." and their references in Logic Block Dlagram).  Updated Functional Description (Removed CY7C008V, CY7C018V, CY7C019V related information).  Updated Selection Guide (Removed CY7C008V, CY7C018V, CY7C019V related information).  Updated Pin Configurations (Updated Figure 1 (Removed CY7C008V relations) in Series of CY7C008V." and its reference in the same figure), removed the figure "100-pin TQFP (Top View removed the Note "This pin is NC for CY7C018V.").  Updated Pin Definitions (Removed CY7C008V, CY7C018V, CY7C019V related information).  Updated Architecture (Removed CY7C008V, CY7C018V, CY7C019V relations).  Updated Functional Overview (Updated Interrupts (Removed CY7C008V, CY7C018V, CY7C019V related information), updated Semaphore Operation (Removed CY7C008V, CY7C018V, CY7C019V related information), updated Table 2 (Removed CY7C008V, CY7C018V, CY7C019V related information), updated Table 2 (Removed CY7C008V, CY7C018V, CY7C019V related information), updated Table 2 (Removed CY7C008V, CY7C018V, CY7C019V related information), updated Table 2 (Removed CY7C008V, CY7C018V, CY7C019V related information), updated Table 2 (Removed CY7C008V, CY7C018V, CY7C019V related information), removed the Note "A <sub>0L-16L</sub> and A <sub>0R-16R</sub> , 1FFFF/1FF for the CY7C009V/19V." and its reference in the same table)).  Updated Electrical Characteristics (Removed CY7C008V, CY7C018V, CY7C019V related information), removed the Note "Industrial parts are available in CY7C009V and CY7C019V only." and its reference in Electric Characteristics).



# **Document History Page** (continued)

Document Title: CY7C009V, 3.3 V, 128K × 8 Dual-Port Static RAM Document Number: 38-06044				
Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change
*F (cont.)	3816114	11/19/2012	SMCH	Updated Data Retention Mode (Removed CY7C008V, CY7C018V, CY7C019V related information). Updated Switching Characteristics (Removed CY7C008V, CY7C018V, CY7C019V related information, updated Note 10 (Removed UB = L)). Updated Switching Waveforms (Updated Figure 14 (Removed CY7C019V related information)). Updated Package Diagram (spec 51-85048 (Changed revision from *D to *G))
*G	4194765	11/18/2013	SMCH	Updated Pin Definitions: Replaced "CE <sub>R</sub> , CE <sub>1R</sub> " with "CE <sub>0R</sub> , CE <sub>1R</sub> " in "Right Port" column. Updated Switching Waveforms: Updated Figure 14. Updated Package Diagram: spec 51-85048 – Changed revision from *G to *H. Updated to new template. Completing Sunset Review.
*H	4580622	11/26/2014	SMCH	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end. Updated Package Diagram: spec 51-85048 – Changed revision from *H to *I.
*	5500204	10/28/2016	NILE	Updated Package Diagram: spec 51-85048 – Changed revision from *I to *J. Updated to new template. Completing Sunset Review.
*J	6001957	12/21/2017	AESATMP9	Updated logo and copyright.

Document Number: 38-06044 Rev. \*J Page 22 of 23



## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/usb

cypress.com/wireless

### **Products**

**USB Controllers** 

Wireless Connectivity

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic Touch Sensing cypress.com/touch

## PSoC<sup>®</sup>Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

### **Cypress Developer Community**

Community | Projects | Video | Blogs | Training | Components

## **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2001-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented to cypress hardware or software products. Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not l

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.