1. Pin Configuration and Pinouts

Table 1-1. Pin Configurations

Pin Name	Function
CS	Chip Select
DC	Don't Connect
DI	Serial Data Input
DO	Serial Data Output
GND	Ground
ORG	Internal Organization
SK	Serial Data Clock
VCC	Power Supply

8-lead SOIC



(Top View)

8-lead TSSOP



(Top View)

Note: Drawings are not to scale.

2. Absolute Maximum Ratings*

Operating Temperature	–55°C to +125°C
Storage Temperature	–65°C to +150°C
Voltage on any Pin with Respect to Ground	–1.0V to +7.0V
Maximum Operating Voltage	6.25V
DC Output Current	5.0mA

*Notice: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

3. Block Diagram

Figure 3-1. Block Diagram



Note: When the ORG pin is connected to V_{CC}, the x16 organization is selected. When it is connected to ground, the x8 organization is selected. If the ORG pin is left unconnected and the application does not load the input beyond the capability of the internal 1MΩ pull-up, then the x16 organization is selected.

4. Memory Organization

4.1 Pin Capacitance

Table 4-1. Pin Capacitance[1]

Applicable over recommended operating range from T_A = 25°C, f = 1.0 MHz, V_{CC} = +5.0V (unless otherwise noted).

Symbol	Test Conditions	Max	Units	Conditions
C_{OUT}	Output Capacitance (DO)	5	pF	V_{OUT} = 0V
C_{IN}	Input Capacitance (CS, SK, DI)	5	pF	V_{IN} = 0V

Note: 1. This parameter is characterized and is not 100% tested.

4.2 DC Characteristics

Table 4-2. DC Characteristics

Applicable over recommended operating range from: T_A = –40°C to +125°C, V_{CC} = +2.7V to +5.5V (unless otherwise noted).

Symbol	Parameter	Test Condition		Min	Typ	Max	Unit
V_{CC1}	Supply Voltage			2.7		5.5	V
V_{CC2}	Supply Voltage			4.5		5.5	V
I_{CC}	Supply Current	V_{CC} = 5.0V	READ at 1.0MHz		0.5	2.0	mA
			WRITE at 1.0MHz		0.5	2.0	mA
I_{SB1}	Standby Current	V_{CC} = 2.7V	CS = 0V		6.0	10.0	µA
I_{SB2}	Standby Current	V_{CC} = 5.0V	CS = 0V		10.0	15.0	µA
I_{IL}	Input Leakage	V_{IN} = 0V to V_{CC}			0.1	3.0	µA
I_{OL}	Output Leakage	V_{IN} = 0V to V_{CC}			0.1	3.0	µA
V_{IL1}[1]	Input Low Voltage	2.7V ≤ V_{CC} ≤ 5.5V		0.6		0.8	V
V_{IH1}[1]	Input High Voltage			2.0		V_{CC} + 1	V
V_{OL1}	Output Low Voltage	2.7V ≤ V_{CC} ≤ 5.5V	I_{OL} = 2.1mA			0.4	V
V_{OH1}	Output High Voltage		I_{OH} = –0.4mA	2.4			V

Note: 1. V_{IL} min and V_{IH} max are reference only and are not tested.

4.3 AC Characteristics

Table 4-3. AC Characteristics

Applicable over recommended operating range from T_A = -40°C to +125°C, V_{CC} = As Specified, CL = 1 TTL Gate and 100pF (unless otherwise noted).

Symbol	Parameter	Test Condition		Min	Typ	Max	Units
f_{SK}	SK Clock Frequency	$4.5V \le V_{CC} \le 5.5V$		0		2	MHz
		$2.7V \le V_{CC} \le 5.5V$		0		1	
t_{SKH}	SK High Time	$4.5V \le V_{CC} \le 5.5V$		250			ns
		$2.7V \le V_{CC} \le 5.5V$		250			
t_{SKL}	SK Low Time	$4.5V \le V_{CC} \le 5.5V$		250			ns
		$2.7V \le V_{CC} \le 5.5V$		250			
t_{CS}	Minimum CS Low Time	$4.5V \le V_{CC} \le 5.5V$		250			ns
		$2.7V \le V_{CC} \le 5.5V$		250			
t_{CSS}	CS Setup Time	Relative to SK	$4.5V \le V_{CC} \le 5.5V$	50			ns
			$2.7V \le V_{CC} \le 5.5V$	50			
t_{DIS}	DI Setup Time	Relative to SK	$4.5V \le V_{CC} \le 5.5V$	100			ns
			$2.7V \le V_{CC} \le 5.5V$	100			
t_{CSH}	CS Hold Time	Relative to SK		0			ns
t_{DIH}	DI Hold Time	Relative to SK	$4.5V \le V_{CC} \le 5.5V$	100			ns
			$2.7V \le V_{CC} \le 5.5V$	100			
t_{PD1}	Output Delay to ‘1’	AC Test	$4.5V \le V_{CC} \le 5.5V$			250	ns
			$2.7V \le V_{CC} \le 5.5V$			500	
t_{PD0}	Output Delay to ‘0’	AC Test	$4.5V \le V_{CC} \le 5.5V$			250	ns
			$2.7V \le V_{CC} \le 5.5V$			500	
t_{SV}	CS to Status Valid	AC Test	$4.5V \le V_{CC} \le 5.5V$			250	ns
			$2.7V \le V_{CC} \le 5.5V$			250	
t_{DF}	CS to DO in High-impedance	AC Test	$4.5V \le V_{CC} \le 5.5V$			100	ns
		$CS = V_{IL}$	$2.7V \le V_{CC} \le 5.5V$			150	
t_{WP}	Write Cycle Time		$2.7V \le V_{CC} \le 5.5V$	0.1	4	10	ms
Endurance[1]	5.0V, 25°C			1,000,000			Write Cycles

Note: 1. This parameter is characterized and is not 100% tested.

5. Instruction Set for the AT93C86A

Table 5-1. Instruction Set for the AT93C86A

Instruction	SB	Opcode	Address		Data		Comments
			x8	x16	x8	x16	
READ	1	10	$A_{10} – A_0$	$A_9 – A_0$			Reads data stored in memory, at specified address.
EWEN	1	00	11XXXXXXXXX	11XXXXXXXX			Write enable must precede all programming modes.
ERASE	1	11	$A_{10} – A_0$	$A_9 – A_0$			Erases memory location $A_n – A_0$.
WRITE	1	01	$A_{10} – A_0$	$A_9 – A_0$	$D_7 – D_0$	$D_{15} – D_0$	Writes memory location $A_n – A_0$.
ERAL	1	00	10XXXXXXXXX	10XXXXXXXX			Erases all memory locations. Valid only at V_{CC} = 4.5V to 5.5V.
WRAL	1	00	01XXXXXXXXX	01XXXXXXXX	$D_7 – D_0$	$D_{15} – D_0$	Writes all memory locations. Valid when V_{CC} = 4.5V to 5.5V and Disable Register cleared.
EWDS	1	00	00XXXXXXXXX	00XXXXXXXX			Disables all programming instructions.

6. Functional Description

The AT93C86A is accessed via a simple and versatile 3-wire serial communication interface. The device operation is controlled by seven instructions issued by the host processor. *A valid instruction starts with a rising edge of CS* and consists of a Start Bit (Logic 1) followed by the appropriate Opcode and the desired memory address location.

READ: The READ instruction contains the address code for the memory location to be read. After the instruction and address are decoded, data from the selected memory location is available at the Serial Output (DO) pin. Output data changes are synchronized with the rising edges of Serial Clock (SK). The AT93C86A supports sequential Read operations. The device will automatically increment the internal address pointer and clock out the next memory location as long as CS is held high. In this case, the dummy bit (Logic 0) will not be clocked out between memory locations, thus allowing for a continuous stream of data to be read.

Note: A dummy bit (Logic 0) precedes the 8- or 16-bit data output string.

Figure 6-1. READ Timing



ERASE/WRITE (EWEN): To assure data integrity, the part automatically goes into the Erase/Write Disable (EWDS) state when power is first applied. An EWEN instruction must be executed first before any programming instructions can be carried out.

Note: Once in the EWEN state, programming remains enabled until an EWDS instruction is executed or V_{CC} power is removed from the part.

Figure 6-2. EWEN Timing



ERASE: The ERASE instruction programs all bits in the specified memory location to the Logic 1 state. The self-timed erase cycle starts once the ERASE instruction and address are decoded. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of 250ns (t_{CS}). A Logic 1 at DO pin indicates the selected memory location has been erased, and the part is ready for another instruction.

Figure 6-3. ERASE Timing



WRITE: The WRITE instruction contains the 8 or 16 bits of data to be written into the specified memory location. The self-timed programming cycle t_{WP} starts after the last bit of data is received at Serial Data Input (DI) pin. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of 250ns (t_{CS}). A Logic 0 at DO indicates that the programming is still in progress. A Logic 1 indicates that the memory location at the specified address has been written with the data pattern contained in the instruction and the part is ready for further instructions. *A Ready/Busy status cannot be obtained if the CS is brought high after the end of the self-timed programming cycle t_{WP}.*

Figure 6-4. WRITE Timing



ERASE ALL (ERAL): The ERAL instruction programs every bit in the memory array to the Logic 1 state and is primarily used for testing purposes. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of 250ns (t_{CS}). The ERAL instruction is valid only at V_{CC} = 5.0V ± 10%.

Figure 6-5. ERAL Timing[1]



Note: 1. Valid only at V_{CC} = 4.5V to 5.5V.

WRITE ALL (WRAL): The WRAL instruction programs all memory locations with the data patterns specified in the instruction. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of 250ns (t_{CS}). The WRAL instruction is valid only at V_{CC} = 5.0V ± 10%.

Figure 6-6. WRAL Timing[1]



Note: 1. Valid only at V_{CC} = 4.5V to 5.5V.

ERASE/WRITE DISABLE (EWDS): To protect against accidental data disturbance, the EWDS instruction disables all programming modes and should be executed after all programming operations. The operation of the READ instruction is independent of both the EWEN and EWDS instructions and can be executed at any time.

Figure 6-7. EWDS Timing



7. Timing Diagrams

Figure 7-1. Synchronous Data Timing



Note: 1. This is the minimum SK period.

Table 7-1. Organization Key for Timing Diagrams

	AT93C86A (16K)	
I/O	x8	x16
A_N	A_{10}	A_9
D_N	D_7	D_{15}

7.1 Power Recommendation

The device internal POR (Power-On Reset) threshold is just below the minimum device operating voltage. Power shall rise monotonically from 0.0Vdc to full V_{CC} in less than 1ms. Hold at full V_{CC} for at least 100µs before the first operation. Power shall drop from full V_{CC} to 0.0Vdc in less than 1ms. Power dropping to a non-zero level and then slowly going to zero is *not* recommended. Power shall remain off (0.0Vdc) for 0.5s minimum. Please consult Atmel if your power conditions do not meet the above recommendations.

8. Ordering Information

8.1 Ordering Code Detail



8.2 Atmel Ordering Code Information

Atmel Ordering Code	Lead Finish	Package	Voltage	Delivery Information		Operation Range
				Form	Quantity	
AT93C86A-10SQ-2.7-T	Lead-free Halogen-free	8S1	2.7V to 5.5V	Tape and Reel	4,000 per Reel	Automotive Temperature (-40°C to 125°C)
AT93C86A-10TQ-2.7		8X		Bulk (Tubes)	100 per Tube	

Package Type	
8S1	8-lead, 0.150" wide body, Plastic Gull Wing Small Outline (JEDEC SOIC)
8X	8-lead, 4.4mm body, Plastic Thin Shrink Small Outline Package (TSSOP)

9. Part Markings

AT93C86A: Automotive Package Marking Information

8-lead SOIC	8-lead TSSOP
 Note: Lot Number and location of assembly on the bottom side of the package.	 Note: Lot Number, location of assembly and YWW date code on the bottom side of the package.

Note 1: ● *designates pin 1*
Note 2: Package drawings are not to scale

Catalog Number Truncation			
AT93C86A		Truncation Code ###: 86A	
Date Codes			**Voltages**
Y = Year	M = Month	WW = Work Week of Assembly	% = Minimum Voltage
4: 2014 8: 2018 5: 2015 9: 2019 6: 2016 0: 2020 7: 2017 1: 2021	A: January B: February ... L: December	02: Week 2 04: Week 4 ... 52: Week 52	3 or 27: 2.7V min
Country of Assembly	**Lot Number**		**Grade/Lead Finish Material**
@ = Country of Assembly	AAA...A = Atmel Wafer Lot Number		Q: Automotive /Matte Tin/SnAgCu
Trace Code			**Atmel Truncation**
XX = Trace Code (Atmel Lot Numbers Correspond to Code) Example: AA, AB.... YZ, ZZ			AT: Atmel ATM: Atmel ATML: Atmel

3/13/14

Atmel Package Mark Contact: DL-CSO-Assy_eng@atmel.com	**TITLE** **93C86AAM**, AT93C86A Automotive Package Marking Information	**DRAWING NO.** 93C86AAM	**REV.** A

10. Packaging Information

10.1 8S1 — 8-lead JEDEC SOIC



TOP VIEW



END VIEW



SIDE VIEW

Notes: This drawing is for general information only.
Refer to JEDEC Drawing MS-012, Variation AA
for proper dimensions, tolerances, datums, etc.

COMMON DIMENSIONS
(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
A	–	–	1.75	
A1	0.10	–	0.25	
b	0.31	–	0.51	
C	0.17	–	0.25	
D		4.90 BSC		
E		6.00 BSC		
E1		3.90 BSC		
e		1.27 BSC		
L	0.40	–	1.27	
ø	0°	–	8°	

3/6/2015

Atmel Package Drawing Contact: packagedrawings@atmel.com	**TITLE** 8S1, 8-lead (0.150” Wide Body), Plastic Gull Wing Small Outline (JEDEC SOIC)	**GPC** SWB	**DRAWING NO.** 8S1	**REV.** H

10.2 8X — 8-lead TSSOP



Top View



Side View



End View

Notes:
1. This drawing is for general information only. Refer to JEDEC Drawing MO-153, Variation AA, for proper dimensions, tolerances, datums, etc.
2. Dimension D does not include mold Flash, protrusions or gate burrs. Mold Flash, protrusions and gate burrs shall not exceed 0.15mm (0.006in) per side.
3. Dimension E1 does not include inter-lead Flash or protrusions. Inter-lead Flash and protrusions shall not exceed 0.25mm (0.010in) per side.
4. Dimension b does not include Dambar protrusion. Allowable Dambar protrusion shall be 0.08mm total in excess of the b dimension at maximum material condition. Dambar cannot be located on the lower radius of the foot. Minimum space between protrusion and adjacent lead is 0.07mm.
5. Dimension D and E1 to be determined at Datum Plane H.

COMMON DIMENSIONS
(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
A	-	-	1.20	
A1	0.05	-	0.15	
A2	0.80	1.00	1.05	
D	2.90	3.00	3.10	2, 5
E		6.40 BSC		
E1	4.30	4.40	4.50	3, 5
b	0.19	0.25	0.30	4
e		0.65 BSC		
L	0.45	0.60	0.75	
L1		1.00 REF		
C	0.09	-	0.20	

2/27/14

Atmel Package Drawing Contact: packagedrawings@atmel.com	TITLE 8X, 8-lead 4.4mm Body, Plastic Thin Shrink Small Outline Package (TSSOP)	GPC TNR	DRAWING NO. 8X	REV. E

11. Revision History

Doc. Rev.	Date	Comments
5096H	01/2017	Added Bulk (Tube) Shipping Carrier Option Changed Standard Quantity Tape and Reel Option to “T” Updated Atmel Ordering Code Information Table
5096G	02/2016	Updated 8S1 package drawing and ordering information layout. Added the section, “Power Recommendation”.
5096F	10/2014	Updated packages 8S1 and 8A2 to 8X, template, Atmel logos, and disclaimer page. No change in functional specification.
5096E	01/2008	Moved to new template. Replaced Table 5 with correct version.
5096D	02/2007	Removed PDIP package offering. Removed Pb’d part numbers.
5096C	09/2006	Revision history implemented; Removed ‘Preliminary’ status from datasheet.

Atmel Corporation 1600 Technology Drive, San Jose, CA 95110 USA**T:** (+1)(408) 441.0311**F:** (+1)(408) 436.4200**|www.atmel.com**