TABLE OF CONTENTS

| Features |
|---|
| Applications1 |
| Functional Block Diagrams1 |
| General Description1 |
| Revision History |
| Specifications |
| Absolute Maximum Ratings 4 |
| Thermal Resistance |
| ESD Caution |
| Pin Configuration and Function Descriptions |
| Typical Performance Characteristics |
| Theory of Operation |
| Application Information10 |

REVISION HISTORY

8/2017—Rev. C to Rev. D

| Changes to General Description Section and Table 1 Title 1 |
|--|
| Changes to Ordering Guide13 |

3/2014-Rev. B to Rev. C

| Changed SO-8 Package Notation to SOIC_N Throughou | t |
|---|---|
| Changes to General Description, Added Table 1; Renumbered | |
| Sequentially | 1 |
| Changed Figure 1 to Figure 1 and Figure 2; Renumbered | |
| Sequentially | 1 |
| Changes to Table 6 | 5 |
| Changes to Ordering Guide | 9 |
| | |

11/2011—Rev. A to Rev. B

| Changed $T_A = -20^{\circ}$ C to $+85^{\circ}$ C to $T_A = -25^{\circ}$ C to $+85^{\circ}$ C2 |
|---|
| Changed Operating Ambient Temperature Range from -20°C |
| to +85°C to -25°C to +85°C |
| Changed Operating Junction Temperature Range from -20°C |
| to +85°C to -25°C to +125°C |
| Updated Outline Dimensions9 |
| Changes to Ordering Guide9 |

SPECIFICATIONS

 $T_A = -25^{\circ}C$ to $+85^{\circ}C$, $V_{IN} = 7$ V, $C_{IN} = 0.47$ μ F, $C_{OUT} = 0.47$ μ F, unless otherwise noted.¹ Specifications subject to change without notice.

| Table 2. | |
|----------|--|
|----------|--|

| Parameter | Symbol | Conditions | Min | Тур | Max | Units |
|---------------------------------|------------------------------------|---|------|-------|------|--------|
| OUTPUT VOLTAGE ACCURACY | Vout | $V_{IN} = V_{OUTNOM} + 0.5 V \text{ to } 12 V$ $I_{L} = 0.1 \text{ mA to } 200 \text{ mA}$ $T_{A} = +25^{\circ}\text{C}$ | -0.8 | | +0.8 | % |
| | | $\label{eq:VIN} \begin{split} V_{\text{IN}} &= V_{\text{OUTNOM}} + 0.5 \text{ V to } 12 \text{ V} \\ I_{\text{L}} &= 0.1 \text{ mA to } 200 \text{ mA} \end{split}$ | -1.4 | | +1.4 | % |
| LINE REGULATION | $\frac{\Delta V_O}{\Delta V_{IN}}$ | $V_{IN} = V_{OUTNOM} + 0.5 V \text{ to } 12 V,$ $T_A = +25^{\circ}C$ | | 0.01 | | mV/V |
| LOAD REGULATION | $\frac{\Delta V_O}{\Delta I_L}$ | $I_L = 0.1 \text{ mA to } 200 \text{ mA}, T_A = +25^{\circ}\text{C}$ | | 0.013 | | mV/mA |
| GROUND CURRENT | | $I_{L} = 200 \text{ mA}$ | | 1.5 | 4 | mA |
| | | $I_{L} = 0.1 \text{ mA}$ | | 0.25 | 0.4 | mA |
| GROUND CURRENT IN DROPOUT | I _{GND} | $V_{IN} = 2.5 \text{ V}, I_L = 0.1 \text{ mA}$ | | 1.12 | 2.5 | mA |
| DROPOUT VOLTAGE | VDROP | $V_{\text{OUT}} = 98\% \text{ of } V_{\text{OUTNOM}}$ | | | | |
| | | I _L = 200 mA | | 0.18 | 0.4 | V |
| | | $I_L = 10 \text{ mA}$ | | 0.02 | 0.07 | V |
| | | $I_L = 1 \text{ mA}$ | | 0.003 | 0.03 | V |
| SHUTDOWN THRESHOLD | V_{THSD} | ON | 2.0 | | | V |
| | | OFF | | | 0.3 | V |
| SHUTDOWN PIN INPUT CURRENT | Isdin | $0 < V_{SD} < 5 V$ | | | 1 | μΑ |
| | | $5 \le V_{SD} \le 12 \text{ V}$ at $V_{IN} = 12 \text{ V}$ | | | 22 | μA |
| GROUND CURRENT IN SHUTDOWN MODE | lq | $V_{SD} = 0, V_{IN} = 12 V, T_A = +25^{\circ}C$ | | | 1 | μA |
| | | $V_{SD} = 0, V_{IN} = 12 V, T_A = +85^{\circ}C$ | | | 5 | μΑ |
| OUTPUT CURRENT IN SHUTDOWN MODE | losd | $T_A = +25^{\circ}C \text{ at } V_{IN} = 12 \text{ V}$ | | | 2.5 | μA |
| | | $T_A = +85^{\circ}C t V_{IN} = 12 V$ | | | 4 | μΑ |
| ERROR PIN OUTPUT LEAKAGE | IEL | $V_{EO} = 5 V$ | | | 13 | μA |
| ERROR PIN OUTPUT LOW VOLTAGE | VEOL | I _{SINK} = 400 μA | | 0.15 | 0.3 | V |
| PEAK LOAD CURRENT | ILDPK | $V_{IN} = V_{OUTNOM} + 1 V$ | | 300 | | mA |
| OUTPUT NOISE AT 5 V OUTPUT | V _{NOISE} | f = 10 Hz–100 kHz | | | | |
| | | $C_{NR} = 0$ | | 100 | | μV rms |
| | | $C_{NR} = 10 \text{ nF}, C_L = 10 \mu F$ | | 30 | | μV rms |

¹ Ambient temperature of +85°C corresponds to a typical junction temperature of +125°C under typical full load test conditions.

ABSOLUTE MAXIMUM RATINGS

Table 3.

| Parameter | Rating |
|---|--------------------|
| Input Supply Voltage | –0.3 V to +16 V |
| Shutdown Input Voltage | –0.3 V to +16 V |
| Error Flag Output Voltage | –0.3 V to +16 V |
| Noise Bypass Pin Voltage | –0.3 V to +5 V |
| Power Dissipation | Internally Limited |
| Operating Ambient Temperature Range | –25°C to +85°C |
| Operating Junction Temperature Range | –25°C to +125°C |
| Storage Temperature Range | –65°C to +150°C |
| Lead Temperature Range (Soldering 10 sec) | +300°C |
| Vapor Phase (60 sec) | +215°C |
| Infrared (15 sec) | +220°C |

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Table 4. Thermal Resistance

| Package Type | θ」Α | οıc | Unit |
|---------------|-----|-----|------|
| 8-Lead SOIC_N | 96 | 55 | °C/W |

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 3. Pin Configuration

Table 5. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
|---------|----------|--|
| 1, 2 | OUT | Output of the Regulator. Bypass to ground with a 0.47 μF or larger capacitor. Pin 1 and Pin 2 must be connected together for proper operation. |
| 3 | NR | Noise Reduction Pin. Used for reduction of the output noise. See the Noise Reduction section for details. No connection if not used. |
| 4 | GND | Ground Pin. |
| 5 | SD | Active Low Shutdown Pin. Connect to ground to disable the regulator output. When shutdown is not used, connect this pin to the input pin. |
| 6 | ERR | Open Collector Output. Goes low to indicate that the output is about to go out of regulation. |
| 7, 8 | IN | Regulator Input. Pin 7 and Pin 8 must be connected together for proper operation. |

Table 6. Other Members of anyCAP Family¹

| Model | Output Current | Package Options ² | Comments | |
|---------|----------------|------------------------------|------------------|--|
| ADP3300 | 50 mA | 6-Lead SOT-23 | High accuracy | |
| ADP3301 | 100 mA | 8-Lead SOIC_N | High accuracy | |
| ADP3309 | 100 mA | 5-Lead SOT-23 | Improved MIC5205 | |

¹ See individual data sheets for detailed ordering information.

² SOIC_N = small outline, SOT = surface mount.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. Line Regulation: Output Voltage vs. Supply Voltage




Figure 5. Output Voltage vs. Load Current






Figure 6. Quiescent Current vs. Supply Voltage











Figure 9. Quiescent Current vs. Temperature

Data Sheet

ADP3303






Figure 21. Output Noise Density

THEORY OF OPERATION

The new anyCAP LDO ADP3303 uses a single control loop for regulation and reference functions. The output voltage is sensed by a resistive voltage divider consisting of R1 and R2, which is varied to provide the available output voltage options. Feedback is taken from this network by way of a series diode (D1) and a second resistor divider (R3 and R4) to the input of an amplifier.




Figure 22. Functional Block Diagram

A very high gain error amplifier is used to control this loop. The amplifier is constructed so that at equilibrium it produces a large, temperature proportional input offset voltage that is repeatable and very well controlled. The temperature-proportional offset voltage is combined with the complementary diode voltage to form a virtual band gap voltage, implicit in the network, although it never appears explicitly in the circuit. Ultimately, this patented design makes it possible to control the loop with only one amplifier. This technique also improves the noise characteristics of the amplifier by providing more flexibility on the tradeoff of noise sources that leads to a low noise design.

The R1, R2 divider is chosen in the same ratio as the band gap voltage to the output voltage. Although the R1, R2 resistor divider is loaded by the diode D1 and a second divider consisting of R3 and R4, the values are chosen to produce a temperature stable output. This unique arrangement specifically corrects for the loading of the divider to avoid the error resulting from base current loading in conventional circuits.

The patented amplifier controls a new and unique noninverting driver that drives the pass transistor, Q1. The use of this special noninverting driver enables the frequency compensation to include the load capacitor in a pole splitting arrangement to achieve reduced sensitivity to the value, type, and ESR of the load capacitance.

Most LDOs place strict requirements on the range of ESR values for the output capacitor because they are difficult to stabilize due to the uncertainty of load capacitance and resistance. Moreover, the ESR value, required to keep conventional LDOs stable, changes depending on load and temperature. These ESR limitations make designing with LDOs more difficult because of their unclear specifications and extreme variations over temperature.

This is not true with the ADP3303 anyCAP LDO. The ADP3303 can be used with virtually any capacitor, with no constraint on the minimum ESR. The innovative design allows the circuit to be stable with just a small 0.47 μ F capacitor on the output. Additional advantages of the pole splitting scheme include superior line noise rejection and very high regulator gain, which leads to excellent line and load regulation. An impressive ±1.4% accuracy is guaranteed over line, load, and temperature.

Additional features of the circuit include current limit, thermal shutdown, and noise reduction. Compared to standard solutions that give warning after the output loses regulation, the ADP3303 provides improved system performance by enabling the ERR pin to give warning before the device loses regulation.

As the temperature of the chip rises above 165° C, the circuit activates a soft thermal shutdown, indicated by a signal low on the ERR pin, to reduce the current to a safe level.

To reduce the noise gain of the loop, the node of the main divider network (a) is made available at the noise reduction (NR) pin, which can be bypassed with a small capacitor (10 nF to 100 nF).

APPLICATION INFORMATION CAPACITOR SELECTION

Output Capacitors


As with any micropower device, output transient response is a function of the output capacitance. The ADP3303 is stable with a wide range of capacitor values, types and ESR. A capacitor as low as 0.47 μ F is all that is needed for stability; larger capacitors can be used if high output current surges are anticipated. The ADP3303 is stable with extremely low ESR capacitors (ESR \approx 0), such as multilayer ceramic capacitors (MLCC) or OSCON.


Input Bypass Capacitor

An input bypass capacitor is not required. For applications in which the input source is high impedance or far from the input pins, use a bypass capacitor. Connecting a 0.47 μ F capacitor from the input pins to ground reduces the sensitivity of the circuit to PCB layout. If a larger value output capacitor is used, then a larger value input capacitor is also recommended.

NOISE REDUCTION

A noise reduction capacitor (C_{NR}) can be used to further reduce the noise by 6 dB to 10 dB (see Figure 23). Low leakage capacitors in the 10 nF to 100 nF range provide the best performance. Since the noise reduction pin (NR) is internally connected to a high impedance node, any connection to this node must be carefully done to avoid noise pickup from external sources. The pad connected to this pin must be as small as possible. Long PCB traces are not recommended.





THERMAL OVERLOAD PROTECTION

The ADP3303 is protected against damage due to excessive power dissipation by its thermal overload protection circuit, which limits the die temperature to a maximum of 165°C. Under extreme conditions (that is, high ambient temperature and power dissipation), where die temperature starts to rise above 165°C, the output current is reduced until the die temperature drops to a safe level. The output current is restored when the die temperature is reduced.

Current and thermal limit protections are intended to protect the device against accidental overload conditions. For normal operation, device power dissipation must be externally limited so that junction temperatures does not exceed 125°C.

CALCULATING JUNCTION TEMPERATURE

Device power dissipation is calculated as follows:

$$P_D = (V_{IN} - V_{OUT}) I_{LOAD} + (V_{IN}) I_{GND}$$

where:

 I_{LOAD} and I_{GND} are load current and ground current. V_{IN} and V_{OUT} are input and output voltages, respectively.

Assuming $I_{LOAD} = 200 \text{ mA}$, $I_{GND} = 2 \text{ mA}$, $V_{IN} = 7 \text{ V}$ and $V_{OUT} = 5.0 \text{ V}$, device power dissipation is:

 $P_D = (7 \text{ V} - 5 \text{ V}) 200 \text{ mA} + (7 \text{ V}) 2 \text{ mA} = 414 \text{ mW}$

The proprietary package used in the ADP3303 has a thermal resistance of 96°C/W, significantly lower than a standard 8-lead SOIC_N package at 170°C/W.

Junction temperature above ambient temperature is approximately equal to:

 $0.414 \text{ W} \times 96^{\circ}\text{C/W} = 39.7^{\circ}\text{C}$

To limit the maximum junction temperature to 125°C, maximum ambient temperature must be lower than:

 $T_{AMAX} = 125^{\circ}\text{C} - 40^{\circ}\text{C} = 85^{\circ}\text{C}$

PRINTED CIRCUIT BOARD LAYOUT CONSIDERATION


All surface mount packages rely on the traces of the PCB to conduct heat away from the package.

In standard packages, the dominant component of the heat resistance path is the plastic between the die attach pad and the individual leads. In typical thermally enhanced packages, one or more of the leads are fused to the die attach pad, significantly decreasing this component. To make the improvement meaningful, however, a significant copper area on the PCB must be attached to these fused pins.

The patented thermal coastline lead frame design of the ADP3303 (see Figure 24) uniformly minimizes the value of the dominant portion of the thermal resistance. It ensures that heat is conducted away by all pins of the package. This yields a very low, 96°C/W, thermal resistance for an SOIC_N package, without any special board layout requirements, relying on the normal traces connected to the leads. The thermal resistance can be decreased approximately an additional 10% by attaching a few square cm of copper area to the IN pin of the ADP3303.

Do not use solder mask or silkscreen on the PCB traces adjacent to the pins of the ADP3303 since it increases the junction to ambient thermal resistance of the package.

Data Sheet



ERROR FLAG DROPOUT DETECTOR

The ADP3303 maintains its output voltage over a wide range of load, input voltage and temperature conditions. If, for example, the output is about to lose regulation by reducing the supply voltage below the combined regulated output and drop-out voltages, the ERR flag is activated. The ERR output is an open collector, which is driven low.

Once set, the hysteresis of the $\overline{\text{ERR}}$ flag keeps the output low until a small margin of operating range is restored either by raising the supply voltage or reducing the load.

SHUTDOWN MODE

Applying a TTL high signal to the shutdown (\overline{SD}) pin, or tying it to the input pin, turns the output on. Pulling \overline{SD} down to 0.3 V or below, or tying it to ground, turns the output off. In shutdown mode, quiescent current is reduced to much less than 1 μ A.

APPLICATION CIRCUITS crossover switch

The circuit in Figure 25 shows that two ADP3303s can be used to form a mixed supply voltage system. The output switches between two different levels selected by an external digital input. Output voltages can be any combination of voltages from the Ordering Guide.





Figure 25. Crossover Switch


HIGHER OUTPUT CURRENT

The ADP3303 can source up to 200 mA without any heatsink or pass transistor. If higher current is needed, an appropriate pass transistor can be used, as in Figure 26, to increase the output current to 1 A.




CONSTANT DROPOUT POST REGULATOR

The circuit in Figure 27 provides high precision with low dropout for any regulated output voltage. It significantly reduces the ripple from a switching regulator while providing a constant dropout voltage, which limits the power dissipation of the LDO to 60 mW. The ADP3000 used in this circuit is a switching regulator in the step-up configuration.



OUTLINE DIMENSIONS



ORDERING GUIDE

| Model ¹ | Temperature Range | Output Voltage (V) | Package Description | Package Option |
|--------------------|-------------------|--------------------|---------------------|----------------|
| ADP3303AR-3-REEL | –25°C to +85°C | 3 | 8-Lead SOIC_N | R-8 |
| ADP3303ARZ-3.3 | -25°C to +85°C | 3.3 | 8-Lead SOIC_N | R-8 |
| ADP3303ARZ-3.3-RL7 | -25°C to +85°C | 3.3 | 8-Lead SOIC_N | R-8 |
| ADP3303ARZ-3.3REEL | -25°C to +85°C | 3.3 | 8-Lead SOIC_N | R-8 |
| ADP3303ARZ-5 | –25°C to +85°C | 5 | 8-Lead SOIC_N | R-8 |
| ADP3303ARZ-5-REEL | –25°C to +85°C | 5 | 8-Lead SOIC_N | R-8 |

¹ Z = RoHS Compliant Part.

NOTES

NOTES

NOTES

©2014–2017 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D10335-0-8/17(D)



www.analog.com