


Figure 1. Functional Block Diagram

PIN CONFIGURATION



20-Lead SOIC

PIN DESCRIPTION

Pin #	Symbol	Description
1	DVDD	Digital VDD (for Output Drivers)
2	DB0	Data Output Bit 0
3	DB1	Data Output Bit 1
4	DB2	Data Output Bit 2
5	DB3	Data Output Bit 3
6	DB4	Data Output Bit 4
7	DB5/SCLK	Data Output Bit 5 & Data Input SCLK
8	DB6/SDATA	Data Output Bit 6 & Data Input SDATA
9	DB7/LD	Data Output Bit 7 & LD
10	DGND	Digital Ground (for Output Drivers)
11	ADCCLK	A/D Converter Clock
12	CLAMP	Clamp and Video Sample Clock
13	SYNCH	Start of New Line and Serial Data Input Control
14	AGND	Analog Ground
15	VREF+	A/D Positive Reference for Decoupling Cap
16	VDCEXT	External DC Reference
17	BLU	Blue Input
18	GRN	Green Input
19	RED	Red Input
20	AVDD	Analog Power Supply

ELECTRICAL CHARACTERISTICS

Test Conditions: $AV_{DD}=DV_{DD}=3.3V$, $ADCCLK=10MHz$, 50% Duty Cycle, $T_A=25^{\circ}C$ unless otherwise specified.

Symbol	Parameter	Min.	Typ.	Max.	Unit	Conditions
Power Supplies						
AV _{DD}	Analog Power Supply	3.0	3.3	3.6	V	DV _{DD} ≤ AV _{DD} V _{DD} =3.0V V _{DD} =3.0V
DV _{DD}	Digital I/O Power Supply	3.0	3.3	3.6	V	
I _{DD}	Supply Current (total)		25	60	mA	
IDD _{PD}	Power Down Power Supply Current			50	μA	
ADC Specifications						
RES	Resolution	8			Bits	
F _s	Maximum Sampling Rate	12			MSPS	
DNL	Differential Non-Linearity		±0.5		LSB	
INL	Integral Non-Linearity		±1.0		LSB	
MON	Monotonicity		Yes			
V _{RT}	Top Reference Voltage	2.1	2.2	2.6	V	
V _{RB}	Bottom Reference Voltage		AV _{DD} /10		V	
DV _{REF}	Differential Reference Voltage (V _{RT} - V _{RB})	0.18	0.67AV _{DD}		V	
R _L	Ladder Resistance	300	600	780	Ω	
PGA & Offset DAC Specifications						
PGARES	PGA Resolution	6			Bits	
PGAG _{MIN}	Minimum Gain	0.950	1.0	1.35	V/V	
PGAG _{MAX}	Maximum Gain	9.5	10.0	10.50	V/V	
PGAGD	Gain Adjustment Step Size		0.14		V/V	
V _{BLACK}	Black Level Input Adjust Range	-60		+300	mV	DC Configuration
DACRES	Offset DAC Resolution	8			Bits	
OFF _{MIN}	Minimum Offset Adjustment	-180	-120	-80	mV	Mode 111, D5=0 (Note 1)
OFF _{MAX}	Maximum Offset Adjustment	+200	+360	+400	mV	Mode 111, D5=0
OFF _{MIN}	Minimum Offset Adjustment	-350	-240	-100	mV	Mode 111, D5=1 (Note 1)
OFF _{MAX}	Maximum Offset Adjustment	+100	+240	+350	mV	Mode 111, D5=1
OFFΔ	Offset Adjustment Step Size		1.88		mV	

Note 1: The additional ± 60 mV of adjustment with respect to the black level input range is needed to compensate for any additional offset introduced by the XRD98L23 Buffer/PGA internally.

ELECTRICAL CHARACTERISTICS (CONT'D)

Test Conditions: $AV_{DD}=DV_{DD}=3.3V$, $ADCCLK=10MHz$, 50% Duty Cycle, $T_A=25^{\circ}C$ unless otherwise specified.

Symbol	Parameter	Min.	Typ.	Max.	Unit	Conditions
Buffer Specifications						
I_{IL}	Input Leakage Current			100	nA	
C_{IN}	Input Capacitance		10		pF	
VIN_{PP}	AC Input Voltage Range	0		$AV_{DD}-1.4$	V	CIS AC; INT V_{DCREF} Config Reg => XXX010XX Gain=1 (Note 1)
	AC Input Voltage Range	0		DV_{REF}	V	CCD AC; INT V_{DCREF} Config Reg => XXX011XX Gain=1 (Note 1)
VIN	DC Input Voltage Range	-0.1		$AV_{DD}-1.4$	V	CIS DC; INT V_{DCREF} Config Reg => XXX000XX Gain=1 (Note 2)
	DC Input Voltage Range	$V_{DCEXT}-0.1$		$V_{DCEXT}+DV_{REF}$	V	CIS DC; EXT V_{DCREF} Config Reg => XXX100XX Gain=1 (Note 3) $V_{DCEXT}+DV_{REF} \leq AV_{DD}$
V_{DCEXT}	External DC Reference	0.3		$AV_{DD}/2$	V	CIS DC; EXT V_{DCREF} Config Reg => XXX100XX
VIN_{BW}	Input Bandwidth (Small Signal)		10		MHz	
VIN_{CT}	Channel to Channel Crosstalk		-60		dB	
Internal Clamp Specifications						
V_{CLAMP}	Clamp Voltage		AGND	50	mV	CIS (AC) Config
		2.1	V_{RT}		V	CCD (AC) Config
R_{INT}	Clamp Switch On Resistance		180	250	Ω	
R_{OFF}	Clamp Switch Off Resistance	12			M Ω	

Note 1: VIN_{PP} is the signal swing before the external capacitor tied to the MUX inputs.

Note 2: The -0.1V minimum is specified in order to accommodate black level signals lower than the external DC reference (clamp) voltage.

Note 3: The $V_{DCEXT}-0.1V$ minimum is specified in order to accommodate black level signals lower than the external DC reference voltage.

ELECTRICAL CHARACTERISTICS (CONT'D)

Test Conditions: $AV_{DD}=DV_{DD}=3.3V$, $ADCCLK=10MHz$, 50% Duty Cycle, $T_A=25^{\circ}C$ unless otherwise specified.

Symbol	Parameter	Min.	Typ.	Max.	Unit	Conditions
System Specifications (MUX + Buffer + PGA + ADC)						Note 1
SYS _{DNL}	System DNL	-1.0	±0.5	+2.0	LSB	No missing codes
SYS _{LIN}	System Linearity		±6.0		LSB	
SYS _{GE}	System Gain Error	-5.0		+5.0	%	Gain=1 Gain=10
IRN	Input Referred Noise		1.5		mV _{rms}	
	Input Referred Noise		0.5		mV _{rms}	
System Timing Specifications						
tcklw	ADCCLK Low Pulse Width		50		ns	SYNCH must rise equal to or after ADCCLK, See Figure 18 Note 2
tckhw	ADCCLK High Pulse Width		50		ns	
tckpd	ADCCLK Period	100			ns	
tsypw	SYNCH Pulse Width	30			ns	
trars	Rising ADCCLK to rising SYNCH	0				
tclpw	CLAMP Pulse Width	30			ns	
Write Timing Specifications						
tsclkw	SCLK Pulse Width	40			ns	
tdz	LD Low to SCLK High	20			ns	
tds	Input Data Set-up Time	20			ns	
tdh	Input Data Hold Time	0			ns	
tdl	SCLK High to LD High	50			ns	
ADC Digital Output Specifications						
tap	Aperture Delay				ns	3ch Pixel Md 2ch Pixel Md Config 00, 11 Config 01, 10
tdv	Output Data Valid		30	50	ns	
tsa	SYNCH to ADCCLK (3ch)	20			ns	
tsa2	SYNCH to ADCCLK (2ch)	20	80		ns	
tlat	Latency		8		cycles	
tlat	Latency		6		pixels	
Digital Input Specifications						
V _{IH}	Input High Voltage	AV _{DD} -1.5			V	
V _{IL}	Input Low Voltage			0.6	V	
I _{IH}	High Voltage Input Current		5		μA	
I _{IL}	Low Voltage Input Current		5		μA	
C _{IN}	Input Capacitance		10		pF	

Note 1: System performance is specified for typical digital system timing specifications.

Note 2: The actual minimum 'tclpw' is dependent on the external capacitor value, the CIS output impedance. During 'clamp' operation, sufficient time needs to be allowed for the external capacitor to charge up to the correct operating level. Refer to the description in Theory of Operation, CIS Config.

ELECTRICAL CHARACTERISTICS (CONT'D)

Test Conditions: $AV_{DD}=DV_{DD}=3.3V$, $ADCCLK=10MHz$, 50% Duty Cycle, $T_A=25^{\circ}C$ unless otherwise specified.

Symbol	Parameter	Min.	Typ.	Max.	Unit	Conditions
Digital Output Specifications						
V_{OH}	Output High Voltage	80			(%)DVDD	$I_L = 1mA$
V_{OL}	Output Low Voltage			20	(%)DVDD	$I_L = -1mA$
I_{OZ}	Output High-Z Leakage Current	-10		10	μA	
C_{OUT}	Output Capacitance		10		pF	
SR	Slew Rate (10% to 90% DV_{DD})	2		15	ns	$C_L = 10pF$, $DV_{DD} = 3.3V$

THEORY OF OPERATION

CIS Configuration (Contact Image Sensor)

The XRD98L23 has two configurations for CIS applications. Each configuration is set by the control registers accessed through the serial port.

Mode 1. DC Coupled

If the CIS does not have leading or trailing black pixels as shown in Figure 2, then DC couple the CIS output to the XRD98L23 input.




Figure 2. Typical Output CIS Mode

Adjust the offset of the CIS (-60 mV to 300 mV) by setting the internal registers of the XRD98L23 to set the black pixel value when the LEDs of the CIS are off. When the LEDs are on, use the XRD98L23 Programmable Gain to maximize the ADCs dynamic range. Figure 3 shows a typical application for a CIS with an offset of -60mV to 300mV.




Figure 3. Application with Offset in the Range (-60mv to 300mv)

The input is added to VRB before the signal passes through the ADC. If the CIS output is zero, then the output of the ADC will be zero code. This enables the CIS to be referenced to the bottom ladder reference voltage to use the full range of the ADC.

Some CIS sensors have an output with an offset voltage of greater than 300mV. If the CIS output is beyond the

offset range of the XRD98L23 (see Offset Control DAC, Pg. 27) set the internal mode registers to external reference. An external reference voltage equal to the value of the CIS offset voltage can be applied to VDCEXT (Figure 4) in order to meet the dynamic range of the XRD98L23. Figure 4 is a diagram of the XRD98L23 in the external reference mode for CIS, DC coupled applications.




Figure 4. Application with Offset Greater Than (-60mV to 300mV)

The DC reference voltage applied to VDCEXT does not have to be accurate. The internal offset DAC voltage is still used in this mode for fine adjustment. VDCEXT

cannot be used as an input from the CIS. Any signal applied to VDCEXT will be subtracted from the output signal of the multiplexer.




Figure 5. Typical Application Circuitry CIS DC Coupled Non-Inverted Mode with VDC External Offset Compensation




Figure 6. Timing Diagram for Figure 5

ADCCLK	Events
↓	ADC Sample & PGA Start Tracking next Pixel Data Out
↑	Invalid Data Out
HI	ADC Track PGA Output
LO	ADC Hold/Convert

Table 1.

Mode 2. AC Coupled

If the CIS signal has a black reference for the video signal, an external capacitor C_{EXT} is used. When CLAMP (clamp) pin is set high an internal switch allows

one side of the external capacitor to be set to ground. It then is level shifted to correspond to the bottom ladder reference voltage of the ADC (Figure 7).




Figure 7. CIS AC Coupled Application

This value corresponds to the black reference of the image sensor. When the CLAMP pin is set back to low, the ADC samples the video signal with respect to the black reference. The typical value for the external capacitor is 100pF. This value should be adjusted according to the time constant (T_c) needed in a particular application. The CLAMP pin has an internal 180 ohm (from electrical labels) impedance (R_{INT}) which is in series with the external capacitor (C_{EXT}).

$$\text{Therefore, } T_c = 1/R_{INT} C_{EXT}$$

If the input to the external capacitor has a source impedance (R_{EXT}), then:

$$T_c = 1/(R_{INT} + R_{EXT}) C_{EXT}$$




Figure 8. Typical Application Circuitry CIS AC Coupled Non-Inverted




Figure 9. Timing Diagram for Figure 8

ADCCLK	Events
↓	ADC Sample & PGA Start Track of next Pixel Data Out
↑	Invalid Data Out
HI	ADC Track PGA Output
LO	ADC Hold/Convert

Table 2.


CLAMP	Events
HI	PGA Tracks V_{CLAMP} & C_{EXT} is Charged to $V_{BLACK} - V_{CLAMP}$, which is equal to V_{BLACK}
LO	PGA Tracks $V_{IN_{pp}}$

Table 3.

Internal CIS Reference Circuit (DB 4 = 1)

The XRD98L23 has an internal register reserved for interfacing to the Canon CIS model number CVA-60216K. When this register is selected, the VDCEXT (Pin 16) becomes an output voltage of 1.24 volts. This voltage can be directly connected to the VREF (Pin 5) of the Canon sensor. This reduces the amount of components needed for biasing the Canon CIS sensor (the external diodes and resistors typically used in this application have been included inside the XRD98L23

for this mode of operation). Below is a typical application circuit using the XRD98L23 and the Canon CVA-60216K CIS sensor.



**Figure 10. Typical Application Circuitry Internal CIS Reference Circuit Mode
CANON CIS Sensor, Model #CVA=60216K**

CIS Line-By-Line Rotating Gain and Offset (Configuration DB1 = 1, DB0 = 1)

Line-by-line rotating gain and offset minimizes the amount of write cycles per scan. Pre-loaded values of gain and offset can be loaded for each color before the first line is scanned. Each gain and offset is cycled

through line-by-line so that the gain and offset do not have to be loaded in between lines. Below is the typical application circuit and timing for this configuration.




Figure 11. Typical Application Circuitry Internal CIS Rotating Gain and Offset Line-By-Line

CCD Configuration (Charge Coupled Device)

Mode 1. AC Coupled

In the CCD configuration of operation, an external capacitor needs to be chosen according to the equations below. The typical value for the external capacitor is 100pF. This value should be adjusted according to the time constant (T_c) needed in a particular application. The CLAMP pin has an internal 180 ohm impedance (R_{INT}) which is in series with the external capacitor (C_{EXT}).

Therefore, $T_c = 1/(R_{INT} C_{EXT})$

If the input to the external capacitor has a load impedance (R_{EXT}), then

$$T_c = 1/(R_{INT} + R_{EXT}) C_{EXT}$$

When CLAMP (clamp) pin is set high an internal switch allows one side of the external capacitor to be set to VRT (Figure 13). This value corresponds to the black reference of the CCD. When the CLAMP pin is set back to low, the ADC samples the video signal with respect to the black reference. The difference between the black reference and the video signal is the actual pixel value of the video content. Since this value is referenced to the top ladder reference voltage of the ADC a zero input signal would yield a full scale output code. Therefore, the output of the conversion is inverted (internally) to correspond to zero scale output code.

CIS Rotating Gain and Offset Line-By-Line (Md 11)




Figure 12. Timing Diagram for Figure 11




Figure 13. CCD AC Coupled Application

Area or Linear CCD Applications

Figure 13, is a block diagram for applications with Area or Linear CCDs (The timing for Area CCDs and B/W CCDs is the same). For Area or Linear CCD applications, a global offset is loaded into the serial port at the beginning of a line. The gain is set to adjust for the highest color intensity of the CCD output. Once the

pixel values have been sampled, the gain and offset are adjusted at the beginning of the next line. For example, if there is a line-to-line variation between the black reference pixels, the offset is adjusted. The gain is always adjusted for the highest color intensity.




Figure 14. Typical Application Circuitry for a Single Channel B/W CCD AC Coupled Inverted Mode




Figure 15. Timing Diagram for Figure 14

Triple Channel CCD Application

Figure 16, is a block diagram for pixel-by-pixel applications with triple channel CCDs. During the optically shielded section of a pixel, CLAMP must go high to store the black reference on each capacitor to the input.

The gain and offset is automatically rotated to adjust for each channel input. The data is available on the output bus on the falling edge of ADCCLK.





Figure 16. CCD AC Coupled Application



**Figure 17. Typical Application Circuitry Triple Channel CCD
AC Coupled Inverted Mode**




Figure 18. Timing Diagram for Figure 17

ADCCLK	Events
3rd ↓	Simultaneous RED/GRN/BLU Sample Every 3rd CLK. Convert RED, S/H GRN, S/H BLU.
All ↓	Data Out
↑	Non-valid Data Out
HI	ADC Track PGA Output
LO	ADC Hold/Convert
CLAMP	Events
HI	Internal Clamp Enabled
LO	Internal RED/GRN/BLU Tracking Enabled
SYNCH	Events
HI	Reset Internal Mux to Red, Output Bus is Tri-stated
LO	Increment Mux Color on Falling Edge of ADCCLK

Table 4.





Figure 19. Timing Diagram for 2-channel



**Figure 20. CDS Timing (Triple Channel)
Mode: 1100001110**

Mode 2. DC Coupled

Typical CCDs have outputs with black references. Therefore, DC Coupled is not recommended for CCD applications.

Offset Control DAC

The offset DAC is controlled by 8-bits. The offset range is 480 mV ranging from -120 mV to +300 mV (when DB5 is set to 0) and -240 mV to +240 mV (when DB5 is set to 1). Therefore, the resolution of the 8-bit offset DAC is 1.88 mV. However, the XRD98L23 has +/- 60 mV reserved for internal offsets. Therefore, the effective range for adjusting for CIS offsets or black reference is 300 mV. The offset adjustment is used primarily to correct for the difference between the black level of the image sensor and the bottom ladder reference voltage (VRB) of the ADC. By adjusting the black level to correspond to VRB, the entire range of the ADC can be used.

If the offset of the CIS output is greater than 300 mV an external reference can be applied to VDCEXT. The external reference can be used to adjust for large offsets only when the internal mode is configured through the serial port.

Since the offset DAC adjustment is done before the gain stage, it is gain-dependent. For example, if the gain needs to be changed between lines (red to blue, etc.), the offset is calibrated before the signal passes through the PGA.

PGA (Programmable Gain Amplifier) DAC

The gain of the input waveform is controlled by a 6-Bit PGA. The PGA is used along with the offset DAC for the purpose of using the entire range of the ADC. The PGA has a linear gain from 1 to 10. Figure 20, is a plot of the transfer curve for the PGA gain.

PGA GAIN TRANSFER CURVE
GAIN 1 - 10




Figure 21. Transfer Curve for the 6-Bit PGA

After the signal is level shifted to correspond with the bottom ladder reference voltage, the system can be calibrated such that a white video pixel can represent the top ladder reference voltage to the ADC. This allows for a full scale conversion maximizing the resolution of the ADC.

Analog to Digital Converter

The ADC is an 8-bit, 10 MSPS analog-to-digital converter for high speed and high accuracy. The ADC uses a subranging architecture to maintain low power consumption at high conversion rates. The output of the ADC is on 8-bit databus. ADCCLK samples the input on its falling edge. After the input is sampled, the data is latched to the output drivers. On the rising edge of the ADCCLK, invalid data is latched to the output drivers. There is an 8 clock cycle latency (Config 00, 11) or 6 pixel count latency (Config 01, 10) for the analog-to-digital converter.

The V_{RT} and V_{RB} reference voltages for the ADC are generated internally, unless the external V_{RT} is selected. In the external V_{RT} mode, the V_{RT} voltage is set through the VREF+ pin. This allows the user to select the dynamic range of the ADC.

Serial Load Control Registers

The serial load registers are controlled by a three wire serial interface through the bi-directional parallel port to reduce the pin count of this device. When SYNCH is set to high, the output bus is tri-stated and the serial interface is activated. DB7/LD, DB5/SCLK and DB6/SDATA are the three input signals that control this process. The DB7/LD signal is set low to initiate the loading of the internal registers.

There are internal registers that are accessed via an 11-bit data string. Data is shifted in on the rising edge of SCLK and loaded to the registers on the rising edge of LD. The data on pin DB6/SDATA is latched automatically after eleven DB5/SCLKs have been counted. If eleven clocks are not present on DB5/SCLK before the DB7/LD signal returns high, no data will be loaded into the internal registers. If more than 11 clocks are present on DB5/SCLK, the additional clocks will be ignored. The data corresponding to the first eleven DB5/SCLKs will be loaded only.

The first three MSBs choose which internal register will be selected. The remaining 8 LSBs contain the data needed for programming the internal register for a particular configuration.

Power-Up State of the Internal Registers

The control register settings upon initial power-up are for CIS, DC Coupled configuration (V_{RT} is set to internal, Input DC Reference=AGND and the input to the ADC is selected through the RED channel). Gain is unity and Offset is set to zero. The test modes are disabled in the power-up state.




Figure 22. Write Timing


Control Registers

Function (Register S2/S1/S0)	D7	D6	D5	D4	D3	D2	D1	D0	Power-up State (Note 1)
Red Gain (000)	G5 (MSB)	G4	G3	G2	G1	G0 (LSB)	X	X	000000XX
Red Offset (001)	O7 (MSB)	O6	O5	O4	O3	O2	O1	O0 (LSB)	01000000
Grn Gain (010)	G5 (MSB)	G4	G3	G2	G1	G0 (LSB)	X	X	000000XX
Grn Offset (011)	O7 (MSB)	O6	O5	O4	O3	O2	O1	O0 (LSB)	01000000
Blu Gain (100)	G5 (MSB)	G4	G3	G2	G1	G0 (LSB)	X	X	000000XX
Blu Offset (101)	O7 (MSB)	O6	O5	O4	O3	O2	O1	O0 (LSB)	01000000
Mode (110)	POWER DOWN 0: NORMAL 1: POWER DOWN	DIGITAL RESET 0: NO RESET 1: RESET (REGISTERS ARE RESET TO POWER-UP STATES)	V_{RT} 0: INTERNAL 1: EXTERNAL	INPUT/DC REFERENCE (V_{DCREF}) 0: INTERNAL ($V_{DCREF}=AGND$) 1: EXTERNAL ($V_{DCREF}=V_{DCEXT}$)	DC/AC 0: DC 1: AC	SIGNAL POLARITY 0: Non- Inverted (CIS) 1: Inverted (CCD/CIS)	SIGNAL CONFIGURATION 00: Single-Channel RED input/gain/offset 01: Single-Channel RED input RED/GRN/BLU gain/offset cycle pixel-by-pixel or dual channel RED/GRN 10: Triple-Channel RED/GRN/BLU input/gain/offset cycle pixel-by-pixel 11: Triple-Channel RED/GRN/BLU input/gain/offset cycle line-by-line		00000000
Mode & Test (111)	OUTPUT BUS CONTROL Must be Programmed to 1	OUTPUT DISABLE 0: OUTPUTS ENABLED 1: OUTPUTS DISABLED	OFFSET DAC RANGE 0: -120mV to +360mV 1: -280mV to +240mV	INTERNAL CIS REFERENCE CIRCUIT 0: NORMAL 1: REFERENCE CIRCUIT ENABLED	TEST4 0: TEST4 DISABLED 1: OUTPUT OF BUFFER TIED TO BLU	TEST3 0: TEST3 DISABLED 1: OUTPUT OF PGA TIED TO VDCEXT	TEST2 0: TEST2 DISABLED 1: INPUT OF ADC TIED TO GRN	TEST1 0: NORMAL 1: TEST1 ENABLED	00000000

Note : These are the control register settings upon initial power-up. The previous register settings are retained following a logic power-down initiated by the power down bit except the signal configuration. When de-selecting the power down bit ($D7 = 0$, Normal), the signal configuration ($D5$ and $D0$) has to be reprogrammed.

20 LEAD SMALL OUTLINE (300 MIL JEDEC SOIC)

Rev. 1.00




SYMBOL	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.093	0.104	2.35	2.65
A ₁	0.004	0.012	0.10	0.30
B	0.013	0.020	0.33	0.51
C	0.009	0.013	0.23	0.32
D	0.496	0.512	12.60	13.00
E	0.291	0.299	7.40	7.60
e	0.050 BSC		1.27 BSC	
H	0.394	0.419	10.00	10.65
L	0.016	0.050	0.40	1.27
α	0°	8°	0°	8°

Note: The control dimension is the millimeter column

**20 LEAD SHRINK SMALL OUTLINE PACKAGE
(5.3 mm SSOP)**

Rev. 2.00



SYMBOL	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.067	0.079	1.70	2.00
A1	0.002	0.006	0.05	0.15
A2	0.065	0.073	1.65	1.85
B	0.009	0.015	0.22	0.38
C	0.004	0.010	0.09	0.25
D	0.272	0.296	6.90	7.50
E	0.197	0.221	5.00	5.60
e	0.0256 BSC		0.65 BSC	
H	0.292	0.323	7.40	8.20
L	0.022	0.037	0.55	0.95
α	0°	8°	0°	8°

Note: The control dimension is the inch column

NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 2000 EXAR Corporation

Datasheet November 2002

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.