


FUNCTION TABLE

| | Inputs | Output V | |
|-----|--------|----------|----------|
| OE1 | OE2 | Α | Output Y |
| L | L | L | L |
| L | L | н | н |
| н | | | z |
| Х | н | Х | z |
| | | | |

Figure 1. Pinout: 20-Lead Packages (Top View)






Figure 2. Logic Diagram

ORDERING INFORMATION

| Device | Package | Shipping [†] |
|-----------------|---------------------------|-----------------------|
| MC74HC541AN | PDIP-20 | 18 Units / Rail |
| MC74HC541ANG | PDIP-20 (Pb-Free) | 18 Units / Rail |
| MC74HC541ADW | SOIC-20 WIDE | 38 Units / Rail |
| MC74HC541ADWG | SOIC-20 WIDE (Pb-Free) | 38 Units / Rail |
| MC74HC541ADWR2 | SOIC-20 WIDE | 1000 Tape & Reel |
| MC74HC541ADWR2G | SOIC-20 WIDE (Pb-Free) | 1000 Tape & Reel |
| MC74HC541ADT | TSSOP-20* | 75 Units / Rail |
| MC74HC541ADTG | TSSOP-20* | 75 Units / Rail |
| MC74HC541ADTR2 | TSSOP-20* | 2500 Tape & Reel |
| MC74HC541ADTR2G | TSSOP-20* | 2500 Tape & Reel |
| MC74HC541AF | SOEIAJ-20 | 40 Units / Rail |
| MC74HC541AFG | SOEIAJ-20 (Pb-Free) | 40 Units / Rail |
| MC74HC541AFEL | SOEIAJ-20 | 2000 Tape & Reel |
| MC74HC541AFELG | SOEIAJ-20 (Pb-Free) | 2000 Tape & Reel |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*This package is inherently Pb-Free.

MAXIMUM RATINGS

| Symbol | F | arameter | Value | Unit |
|----------------------|--|--|-------------------------------------|------|
| V _{CC} | DC Supply Voltage | DC Supply Voltage | | V |
| VI | DC Input Voltage | | $-0.5 \le V_{I} \le V_{CC} + 0.5$ | V |
| Vo | DC Output Voltage (Note 1) | | $-0.5 \leq V_O \leq V_{CC}\!+\!0.5$ | V |
| I _{IK} | DC Input Diode Current | | ±20 | mA |
| Ι _{ΟΚ} | DC Output Diode Current | | ±35 | mA |
| Ι _Ο | DC Output Sink Current | | ±35 | mA |
| I _{CC} | DC Supply Current per Supply Pin | | ±75 | mA |
| I _{GND} | DC Ground Current per Ground Pin | | ±75 | mA |
| T _{STG} | Storage Temperature Range | | -65 to +150 | °C |
| ΤL | Lead Temperature, 1 mm from Case for | or 10 Seconds | 260 | °C |
| TJ | Junction Temperature under Bias | | + 150 | °C |
| θ_{JA} | Thermal Resistance | PDIP SOIC TSSOP | 67 96 128 | °C/W |
| PD | Power Dissipation in Still Air at 85°C | PDIP SOIC TSSOP | 750 500 450 | mW |
| MSL | Moisture Sensitivity | | Level 1 | |
| F _R | Flammability Rating | Oxygen Index: 30% – 35% | UL 94 V-0 @ 0.125 in | |
| V _{ESD} | ESD Withstand Voltage | Human Body Model (Note 2) Machine Model (Note 3) Charged Device Model (Note 4) | > 4000 > 300 > 1000 | V |
| I _{Latchup} | Latchup Performance | Above V _{CC} and Below GND at 85 $^{\circ}$ C (Note 5) | ±300 | mA |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.
1. I_O absolute maximum rating must be observed.

2. Tested to EIA/JESD22-A114-A.

3. Tested to EIA/JESD22-A115-A.

4. Tested to JESD22-C101-A.

5. Tested to EIA/JESD78.

6. For high frequency or heavy load considerations, see the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | | Min | Max | Unit |
|---------------------------------------|--|---|-------------|--------------------|------|
| V _{CC} | DC Supply Voltage | (Referenced to GND) | 2.0 | 6.0 | V |
| V _{IN} , V _{OUT} | DC Input Voltage, Output Voltage | (Referenced to GND) | 0 | V _{CC} | V |
| T _A | Operating Temperature Range, All Package Types | | - 55 | + 125 | °C |
| t _r , t _f | Input Rise/Fall Time (Figure 3) | V _{CC} = 2.0 V V _{CC} = 4.5 V V _{CC} = 6.0 V | 0 0 0 | 1000 500 400 | ns |

7. Unused inputs may not be left open. All inputs must be tied to a high-logic voltage level or a low-logic input voltage level.

DC CHARACTERISTICS (Voltages Referenced to GND)

| | | | | Guaranteed Limit | | | |
|-----------------|---|---|--------------------------|------------------------------|------------------------------|------------------------------|------|
| Symbol | Parameter | Condition | V _{CC} V | – 55 to 25°C | ≤85°C | ≤125°C | Unit |
| V _{IH} | Minimum High-Level Input Voltage | $V_{OUT} = 0.1 V$ $ I_{OUT} \le 20 \mu A$ | 2.0 3.0 4.5 6.0 | 1.50 2.10 3.15 4.20 | 1.50 2.10 3.15 4.20 | 1.50 2.10 3.15 4.20 | V |
| VIL | Maximum Low-Level Input Voltage | $V_{OUT} = V_{CC} - 0.1 V$ $ I_{OUT} \le 20 \ \mu A$ | 2.0 3.0 4.5 6.0 | 0.50 0.90 1.35 1.80 | 0.50 0.90 1.35 1.80 | 0.50 0.90 1.35 1.80 | V |
| V _{OH} | Minimum High-Level Output Voltage | V _{IN} = V _{IL} I _{OUT} ≤ 20 μA | 2.0 4.5 6.0 | 1.9 4.4 5.9 | 1.9 4.4 5.9 | 1.9 4.4 5.9 | V |
| | | | 3.0 4.5 6.0 | 2.48 3.98 5.48 | 2.34 3.84 5.34 | 2.20 3.70 5.20 | |
| V _{OL} | Maximum Low-Level Output Voltage | V _{IN} = V _{IH} I _{OUT} ≤ 20 μA | 2.0 4.5 6.0 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | V |
| | | | 3.0 4.5 6.0 | 0.26 0.26 0.26 | 0.33 0.33 0.33 | 0.40 0.40 0.40 | |
| I _{IN} | Maximum Input Leakage Current | V _{IN} = V _{CC} or GND | 6.0 | ±0.1 | ±1.0 | ±1.0 | μA |
| I _{OZ} | Maximum 3-State Leakage Current | $\begin{array}{l} \text{Output in High Impedance State} \\ \text{V}_{\text{IN}} = \text{V}_{\text{IL}} \text{ or } \text{V}_{\text{IH}} \\ \text{V}_{\text{OUT}} = \text{V}_{\text{CC}} \text{ or GND} \end{array}$ | 6.0 | ±0.5 | ±5.0 | ±10.0 | μΑ |
| I _{CC} | Maximum Quiescent Supply Current (per Package) | V _{IN} = V _{CC} or GND I _{OUT} = 0 μA | 6.0 | 4 | 40 | 160 | μA |

8. Information on typical parametric values can be found in the ON Semiconductor High-Speed CMOS Data Book (DL129/D).


AC CHARACTERISTICS (C_L = 50 pF, Input t_r = t_f = 6 ns)

| | | | Gu | Guaranteed Limit | | |
|--|---|--------------------------|-----------------------|-----------------------|-----------------------|------|
| Symbol | Parameter | V _{CC} V | – 55 to 25°C | ≤85°C | ≤125°C | Unit |
| t _{PLH} , t _{PHL} | Maximum Propagation Delay, Input A to Output Y (Figures 3 and 5) | 2.0 3.0 4.5 6.0 | 80 30 18 15 | 100 40 23 20 | 120 55 28 25 | ns |
| t _{PLZ} , t _{PHZ} | Maximum Propagation Delay, Output Enable to Output Y (Figures 4 and 6) | 2.0 3.0 4.5 6.0 | 110 45 25 21 | 140 60 31 26 | 165 75 38 31 | ns |
| t _{PZL} , t _{PZH} | Maximum Propagation Delay, Output Enable to Output Y (Figures 4 and 6) | 2.0 3.0 4.5 6.0 | 110 45 25 21 | 140 60 31 26 | 165 75 38 31 | ns |
| t _{TLH} , t _{THL} | Maximum Output Transition Time, Any Output (Figures 3 and 5) | 2.0 3.0 4.5 6.0 | 60 22 12 10 | 75 28 15 13 | 90 34 18 15 | ns |
| C _{IN} | Maximum Input Capacitance | | 10 | 10 | 10 | pF |
| C _{OUT} | Maximum 3-State Output Capacitance (High Impedance State Output) | | 15 | 15 | 15 | pF |


 For propagation delays with loads other than 50 pF, and information on typical parametric values, see the ON Semiconductor High–Speed CMOS Data Book (DL129/D).

| | | Typical @ 25°C, V_{CC} = 5.0 V, V_{EE} = 0 V | | |
|-----------------|--|--|----|----|
| C _{PD} | Power Dissipation Capacitance (Per Buffer) (Note 10) | 35 | pF | |
| | | | | Ξ. |


10.Used to determine the no-load dynamic power consumption: P_D = C_{PD} V_{CC}²f + I_{CC} V_{CC}. For load considerations, see the ON Semiconductor High-Speed CMOS Data Book (DL129/D).



















*Includes all probe and jig capacitance



PIN DESCRIPTIONS

INPUTS

A1, A2, A3, A4, A5, A6, A7, A8 (PINS 2, 3, 4, 5, 6, 7, 8, 9)

Data input pins. Data on these pins appear in non-inverted form on the corresponding Y outputs, when the outputs are enabled.

CONTROLS

OE1, OE2 (PINS 1, 19)

Output enables (active-low). When a low voltage is applied to both of these pins, the outputs are enabled and the

device functions as an non-inverting buffer. When a high voltage is applied to either input, the outputs assume the high impedance state.

OUTPUTS

Y1, Y2, Y3, Y4, Y5, Y6, Y7, Y8 (PINS 18, 17, 16, 15, 14, 13, 12, 11)

Device outputs. Depending upon the state of the output enable pins, these outputs are either non-inverting outputs or high-impedance outputs.





Figure 7. Logic Detail


PACKAGE DIMENSIONS

PDIP-20 **N SUFFIX** PLASTIC DIP PACKAGE CASE 738-03 ISSUE E



| 10V | IOTES: | | | | | | | |
|---|---------------------------------------|--------------------|---------|-----------|---------|--|--|--|
| 1. DIMENSIONING AND TOLERANCING PER ANS | | | | | | | | |
| | Y14.5M, 1982. | | | | | | | |
| 2. | 2. CONTROLLING DIMENSION: INCH. | | | | | | | |
| 3. | 3. DIMENSION L TO CENTER OF LEAD WHEN | | | | | | | |
| | FORM | /IED PAR/ | ALLEL. | | | | | |
| 4. | DIME | NSION B | DOES NO | OT INCLUI | DE MOLD | | | |
| | FLAS | H. | | | | | | |
| | | | | | | | | |
| | | INC | HES | MILLIN | ETERS | | | |
| | DIM | MIN | MAX | MIN | MAX | | | |
| | Α | 1.010 | 1.070 | 25.66 | 27.17 | | | |
| | В | 0.240 | 0.260 | 6.10 | 6.60 | | | |
| | С | 0.150 | 0.180 | 3.81 | 4.57 | | | |
| | D | 0.015 | 0.022 | 0.39 | 0.55 | | | |
| | Е | 0.050 | BSC | 1.27 | BSC | | | |
| | F | 0.050 | 0.070 | 1.27 | 1.77 | | | |
| | G | 0.100 | BSC | 2.54 | BSC | | | |
| | J | 0.008 | 0.015 | 0.21 | 0.38 | | | |
| | К | 0.110 | 0.140 | 2.80 | 3.55 | | | |
| | L | 0.300 BSC 7.62 BSC | | | | | | |
| | М | 0 ° | 15° | 0° | 15° | | | |
| | Ν | 0.020 | 0.040 | 0.51 | 1.01 | | | |
| | | | | | | | | |

SOIC-20 **DW SUFFIX** CASE 751D-05 **ISSUE G**




- NOTES:
 DIMENSIONS ARE IN MILLIMETERS.
 INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
 DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
 DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

| | MILLIMETERS | | | |
|-----|-------------|-------|--|--|
| DIM | MIN MAX | | | |
| Α | 2.35 | 2.65 | | |
| A1 | 0.10 | 0.25 | | |
| В | 0.35 | 0.49 | | |
| C | 0.23 | 0.32 | | |
| D | 12.65 | 12.95 | | |
| Е | 7.40 | 7.60 | | |
| е | 1.27 | BSC | | |
| Н | 10.05 | 10.55 | | |
| h | 0.25 | 0.75 | | |
| L | 0.50 | 0.90 | | |
| θ | 0 ° | 7 ° | | |

PACKAGE DIMENSIONS


INCHES

0.008



PACKAGE DIMENSIONS

SOEIAJ-20 F SUFFIX CASE 967-01 **ISSUE A**




0.10 (0.004)


 $\overline{}$

0.13 (0.005) (M)

 \oplus



DETAIL P



NOTES:

- 1. DIMEINUL Y14.5M, 1982. DIMENSIONING AND TOLERANCING PER ANSI
- CONTROLLING DIMENSION: MILLIMETER. DIMENSIONS D AND E DO NOT INCLUDE 2. 3.
- MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- 4. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018)

| | MILLIMETERS INCHES | | | HES |
|----------------|--------------------|-------|-------|-------|
| DIM | MIN | MAX | MIN | MAX |
| Α | | 2.05 | | 0.081 |
| A ₁ | 0.05 | 0.20 | 0.002 | 0.008 |
| b | 0.35 | 0.50 | 0.014 | 0.020 |
| C | 0.15 | 0.25 | 0.006 | 0.010 |
| D | 12.35 | 12.80 | 0.486 | 0.504 |
| Е | 5.10 | 5.45 | 0.201 | 0.215 |
| е | 1.27 | BSC | 0.050 |) BSC |
| HE | 7.40 | 8.20 | 0.291 | 0.323 |
| L | 0.50 | 0.85 | 0.020 | 0.033 |
| LE | 1.10 | 1.50 | 0.043 | 0.059 |
| Μ | 0 ° | 10 ° | 0 ° | 10 ° |
| Q ₁ | 0.70 | 0.90 | 0.028 | 0.035 |
| Ζ | | 0.81 | | 0.032 |

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILC does not convey any license under its patent rights or the rights of others. SCILC products are not designed, intended, or authorized for use a components in systems intended for surgical implant into the body, or other applications. intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative