4Mb Async. Fast SRAM Ordering Information

Org.	Part Number	VDD(V)	Speed (ns)	PKG	Temp. & Power	
1M x4	K6R4004C1D-J(K)C(I) 10	5	10	J : 32-SOJ		
1101 X4	K6R4004V1D-J(K)C(I) 08/10	3.3	8/10	K : 32-SOJ(LF)	C : Commercial Temperature Normal Power Range	
	K6R4008C1D-J(K,T,U)C(I) 10 5 1	10	J : 36-SOJ K : 36-SOJ(LF)	I : Industrial Temperature Normal Power Range		
512K x8	K6R4008V1D-J(K,T,U)C(I) 08/10	3.3	8/10	T : 44-TSOP2 U : 44-TSOP2(LF)	L : Commercial Temperature Low Power Range	
	K6R4016C1D-J(K,T,U,E)C(I) 10	5	10	J : 44-SOJ K : 44-SOJ(LF)	P : Industrial Temperature ,Low Power Range	
256K x16	K6R4016V1D-J(K,T,U,E)C(I,L,P) 08/10	3.3	8/10	T : 44-TSOP2 U : 44-TSOP2(LF) E : 48-TBGA	, Low Fower Range	



CMOS SRAM

512K x 8 Bit High-Speed CMOS Static RAM

FEATURES


- Fast Access Time 8,10ns(Max.)
- Low Power Dissipation Standby (TTL) : 20mA(Max.) (CMOS) : 5mA(Max.)
 Operating K6R4008V1D-08 : 80mA(Max.) K6R4008V1D-10 : 65mA(Max.)
- Single 3.3 ±0.3V Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation
- No Clock or Refresh required
- Three State Outputs
- · Center Power/Ground Pin Configuration
- Standard Pin Configuration

 K6R4008V1D-J : 36-SOJ-400
 K6R4008V1D-K : 36-SOJ-400(Lead-Free)
 K6R4008V1D-T : 44-TSOP2-400BF
 K6R4008V1D-U : 44-TSOP2-400BF(Lead-Free)
- Operating in Commercial and Industrial Temperature range.

GENERAL DESCRIPTION

The K6R4008V1D is a 4,194,304-bit high-speed Static Random Access Memory organized as 524,288 words by 8 bits. The K6R4008V1D uses 8 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using SAMSUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The K6R4008V1D is packaged in a 400 mil 36-pin plastic SOJ and 44-pin plastic TSOP type II.


FUNCTIONAL BLOCK DIAGRAM






CMOS SRAM

PIN CONFIGURATION (Top View)





PIN FUNCTION

Pin Name	Pin Function			
A0 - A18	Address Inputs			
WE	Write Enable			
CS	Chip Select			
OE	Output Enable			
I/O1 ~ I/O8	Data Inputs/Outputs			
Vcc	Power(+3.3V)			
Vss	Ground			
N.C	No Connection			

ABSOLUTE MAXIMUM RATINGS*

Paran	neter	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss		VIN, VOUT	-0.5 to 4.6	V
Voltage on Vcc Supply Relative to Vss		Vcc	-0.5 to 4.6	V
Power Dissipation		PD	1.0	W
Storage Temperature		Тѕтс	-65 to 150	°C
Operating Temperature	Commercial	Та	0 to 70	°C
	Industrial	Та	-40 to 85	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



RECOMMENDED DC OPERATING CONDITIONS*(TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Мах	Unit
Supply Voltage	Vcc	3.0	3.3	3.6	V
Ground	Vss	0	0	0	V
Input High Voltage	Vін	2.0	-	Vcc+0.3***	V
Input Low Voltage	VIL	-0.3**	-	0.8	V

* The above parameters are also guaranteed at industrial temperature range. ** $V_{IL}(Min) = -2.0V a.c(Pulse Width \le 8ns) for I \le 20mA$. *** $V_{IH}(Max) = V_{CC} + 2.0V a.c (Pulse Width \le 8ns) for I \le 20mA$

DC AND OPERATING CHARACTERISTICS*(TA=0 to 70°C, Vcc=3.3±0.3V, unless otherwise specified)

Parameter	Symbol	Test Condition	S		Min	Max	Unit	
Input Leakage Current	LI	VIN=Vss to Vcc				2	μA	
Output Leakage Current	Ilo	CS=VIH or OE=VIH or WE=VIL Vout=Vss to Vcc				2	μA	
Operating Current	Icc	Min. Cycle, 100% Duty	Com.	8ns	-	80	mA	
		CS=VIL, VIN=VIH or VIL, IOUT=0mA		CS=VIL, VIN=VIH or VIL, IOUT=0mA	10ns	-	65	
			Ind.	8ns	-	90		
				10ns	-	75		
Standby Current	ISB	Min. Cycle, CS=Vн			-	20	mA	
	ISB1	f=0MHz,			-	5		
Output Low Voltage Level	Vol	IoL=8mA				0.4	V	
Output High Voltage Level	Vон	lон=-4mA			2.4	-	V	

* The above parameters are also guaranteed at industrial temperature range.

CAPACITANCE*(TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	TYP	Max	Unit
Input/Output Capacitance	Ci/O	VI/O=0V	-	8	pF
Input Capacitance	CIN	VIN=0V	-	6	pF

* Capacitance is sampled and not 100% tested.



CMOS SRAM

AC CHARACTERISTICS(TA=0 to 70°C, Vcc=3.3±0.3V, unless otherwise noted.)


TEST CONDITIONS*


Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

Output Loads(B)

*The above test conditions are also applied at industrial temperature range.

Output Loads(A)





* Capacitive Load consists of all components of the test environment.

* Including Scope and Jig Capacitance

READ CYCLE*

Parameter	Symphol	K6R4008V1D-08		K6R400	K6R4008V1D-10	
Parameter	Symbol -	Min	Мах	Min	Max	– Unit
Read Cycle Time	trc	8	-	10	-	ns
Address Access Time	taa	-	8	-	10	ns
Chip Select to Output	tco	-	8	-	10	ns
Output Enable to Valid Output	toe	-	4	-	5	ns
Chip Enable to Low-Z Output	tLZ	3	-	3	-	ns
Output Enable to Low-Z Output	tolz	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	4	0	5	ns
Output Disable to High-Z Output	toнz	0	4	0	5	ns
Output Hold from Address Change	tон	3	-	3	-	ns
Chip Selection to Power Up Time	tPU	0	-	0	-	ns
Chip Selection to Power DownTime	tPD	-	8	-	10	ns

* The above parameters are also guaranteed at industrial temperature range.



CMOS SRAM


WRITE CYCLE*

Devementer	Symbol	K6R40	08V1D-08	K6R400	8V1D-10	Unit
Parameter	Symbol	Min	Мах	Min	Мах	Unit
Write Cycle Time	twc	8	-	10	-	ns
Chip Select to End of Write	tcw	6	-	7	-	ns
Address Set-up Time	tas	0	-	0	-	ns
Address Valid to End of Write	taw	6	-	7	-	ns
Write Pulse Width(OE High)	twp	6	-	7	-	ns
Write Pulse Width(OE Low)	twP1	8	-	10	-	ns
Write Recovery Time	twR	0	-	0	-	ns
Write to Output High-Z	twнz	0	4	0	5	ns
Data to Write Time Overlap	tow	4	-	5	-	ns
Data Hold from Write Time	tdн	0	-	0	-	ns
End of Write to Output Low-Z	tow	3	-	3	-	ns

* The above parameters are also guaranteed at industrial temperature range.

TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS=OE=VIL, WE=VIH)



TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)

Address		·	trc		*
cs	-	taatco		7	tHZ(3,4,5)
OE		toe			тонг
Data out	High-Z	toLZ ←tLZ(4,5) →		Valid Data	
Vcc Current	ICC ISB	<tpu≯ </tpu≯ 			←tPD→ 50%
	NOTES(WRITE CYCLE)				


1. WE is high for read cycle.

- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. tHz and toHz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VoH or VOL levels.
- 4. At any given temperature and voltage condition, tHz(Max.) is less than tLz(Min.) both for a given device and from device to device.
- 5. Transition is measured ± 200 mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested. 6. Device is continuously selected with $\overline{CS} = V_{IL}$.

- 7. Address valid prior to coincident with $\overline{\text{CS}}$ transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.




CMOS SRAM




TIMING WAVEFORM OF WRITE CYCLE(1) (OE = Clock)

TIMING WAVEFORM OF WRITE CYCLE(2) (DE=Low Fixed)



TIMING WAVEFORM OF WRITE CYCLE(3) (CS = Controlled)



NOTES(WRITE CYCLE)

- 1. All write cycle timing is referenced from the last valid address to the first transition address. 2. A write occurs during the overlap of a low CS and WE. A write begins at the latest transition CS going low and WE going low ; A write ends at the earliest transition \overline{CS} going high or \overline{WE} going high. twp is measured from the beginning of write to the end of write.
- 3. tcw is measured from the later of CS going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. twR is measured from the end of write to the address change. twR applied in case a write ends as CS or WE going high.
 6. If OE, CS and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
 If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.
 Dout is the read data of the new address.

- 10. When CS is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

CS	WE	OE	Mode	I/O Pin	Supply Current
н	х	Х*	Not Select	High-Z	ISB, ISB1
L	Н	Н	Output Disable	High-Z	lcc
L	Н	L	Read	Dout	Icc
L	L	Х	Write	Ли	lcc

* X means Don't Care.




CMOS SRAM

PACKAGE DIMENSIONS

Units:millimeters/Inches





44-TSOP2-400BF

Units:millimeters/Inches

