



#### PIN CONFIGURATIONS 48-Pin mini BGA(6mm x 8mm), 2CS, No ERR




48-Pin mini BGA (6mm x 8mm),2CS, ERR1, ERR2



### **PIN DESCRIPTIONS**

A0-A18	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CS1#, CS2	Chip Enable Input
OE#	Output Enable Input
WE#	Write Enable Input
LB#	Lower-byte Control (I/O0-I/O7)
UB#	Upper-byte Control (I/O8-I/O15)
ERR1	Single ERR Correction Signal
ERR2	Double ERR Detection Signal
NC	No Connection
Vdd	Power
VSS	Ground





48-Pin mini BGA (6mm x 8mm),1CS, ERR

44-Pin TSOP-II, 1CS, No ERR



### **FUNCTION DESCRIPTION**

SRAM is one of random access memories. Each byte or word has an address and can be accessed randomly. SRAM has three different modes supported. Each function is described below with Truth Table.

### STANDBY MODE

Device enters standby mode when deselected (CS1# HIGH or CS2 LOW or both UB# and LB# are HIGH). The input and output pins (I/O0-15) are placed in a high impedance state. The current consumption in this mode will be ISB1 or ISB2. CMOS input in this mode will maximize saving power.

#### WRITE MODE

Write operation issues with Chip selected (CS1# LOW and CS2 HIGH) and Write Enable (WE#) input LOW. The input and output pins (I/O0-15) are in data input mode. Output buffers are closed during this time even if OE# is LOW. UB# and LB# enables a byte write feature. By enabling LB# LOW, data from I/O pins (I/O0 through I/O7) are written into the location specified on the address pins. And with UB# being LOW, data from I/O pins (I/O8 through I/O15) are written into the location.

#### **READ MODE**

Read operation issues with Chip selected (CS1# LOW and CS2 HIGH) and Write Enable (WE#) input HIGH. When OE# is LOW, output buffer turns on to make data output. Any input to I/O pins during READ mode is not permitted. UB# and LB# enables a byte read feature. By enabling LB# LOW, data from memory appears on I/O0-7. And with UB# being LOW, data from memory appears on I/O8-15.

In the READ mode, output buffers can be turned off by pulling OE# HIGH. In this mode, internal device operates as READ but I/Os are in a high impedance state. Since device is in READ mode, active current is used.

### ERROR DETECTION AND ERROR CORRECTION

- Independent ECC per each byte
- detect and correct one bit error per byte or detect 2-bit error per byte
- Optional ERR1 output signal indicates 1-bit error detection and correction
- Optional ERR2 output signal indicates 2-bit error detection.
- Controller can use either ERR1 or ERR2 to monitor ECC event. Unused pins (ERR1 or ERR2) can be left floating.
- Better reliability than parity code schemes which can only detect an error but not correct an error
- Backward Compatible: Drop in replacement to current in industry standard devices (without ECC)

ERR1	ERR2	DQ pin	Status	Remark
0	0	Valid Q	No Error	
1	0	Valid Q	1-Bit Error only	1-bit error per byte detected and corrected
0	1	In-Valid Q	2-Bit Error only	No 1-bit error. 2-bit error per byte detected
1	1	In-Valid Q	1-Bit & 2-Bit Error	1-bit error detected and corrected, but 2-bit error detected at another byte.
High-Z	High-Z	Valid D	Non-Read	Write operation or Output Disabled

#### ERR1, ERR2 OUTPUT SIGNAL BEHAVIOR



### **TRUTH TABLE**

Mode	CS1#	CS2	WE#	OE#	LB#	UB#	I/00-I/07	I/O8-I/O15	VDD Current
	Н	Х	Х	Х	Х	Х	High-Z	High-Z	
Not Selected	Х	L	Х	Х	Х	Х	High-Z	High-Z	ISB2
	Х	Х	Х	Х	Н	Н	High-Z	High-Z	
Output Dischlad	L	Н	Н	Н	L	Х	High-Z	High-Z	
Output Disabled	L	Н	Н	Н	Х	L	High-Z	High-Z	ICC,ICC1
	L	Н	Н	L	L	Н	DOUT	High-Z	
Read	L	Н	Н	L	Н	L	High-Z	DOUT	ICC,ICC1
	L	Н	Н	L	L	L	DOUT	DOUT	
	L	Н	L	Х	L	Н	DIN	High-Z	
Write	L	Н	L	Х	Н	L	High-Z	DIN	ICC,ICC1
	L	Н	L	Х	L	L	DIN	DIN	

### ABSOLUTE MAXIMUM RATINGS AND OPERATING RANGE

### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Parameter	Value	Unit
Vterm	Terminal Voltage with Respect to GND	–0.5 to 3.9 (V <sub>DD</sub> + 0.3V)	V
Vdd	V <sub>DD</sub> Related to GND	-0.3 to 3.9 (V <sub>DD</sub> + 0.3V)	V
tStg	Storage Temperature	-65 to +150	٥C
Іоит	DC Output Current (LOW)	20	mA

Notes:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **OPERATING RANGE**<sup>(1)</sup>

Range	Ambient Temperature	PART NUMBER	SPEED (MAX)	VDD(MIN)	VDD(TYP)	VDD(MAX)
Commercial	0°C to +70°C		55 ns	1.65V	1.8V	2.2V
Industrial	-40°C to +85°C	~ALL	55 ns	1.65V	1.8V	2.2V
Automotive	-40°C to +125°C		55 ns	1.65V	1.8V	2.2V
Commercial	0°C to +70°C		45ns	2.2V	3.0V	3.6V
Industrial	-40°C to +85°C	~BLL	45ns	2.2V	3.0V	3.6V
Automotive	-40°C to +125°C	1	55ns	2.2V	3.0V	3.6V

Note:

1. Full device AC operation assumes a 100 µs ramp time from 0 to Vcc(min) and 200 µs wait time after Vcc stabilization.

#### PIN CAPACITANCE <sup>(1)</sup>

Parameter	Symbol	Test Condition	Мах	Units
Input capacitance	CIN	$T_{1} = 25^{\circ}C_{1}f = 1$ MHz $\sqrt{22} = \sqrt{22}(t_{1}/t_{2})$	6	pF
DQ capacitance (IO0–IO15)	Cı/o	$T_A = 25^{\circ}C$ , f = 1 MHz, $V_{DD} = V_{DD}(typ)$	8	pF

Note:

1. These parameters are guaranteed by design and tested by a sample basis only.

### THERMAL CHARACTERISTICS (1)

Parameter	Symbol	Test Conditions	48-ball BGA	44-pin TSOP II	Units
Thermal resistance (junction to ambient)	Reja		48.4	47.7	°C/W
Thermal resistance (junction to pins)	Rеjb	Still air, four-layer printed circuit board	23.3	30.1	°C/W
Thermal resistance (junction to case)	Rejc	printed circuit board	10.8	9.1	°C/W

Note:

1. These parameters are guaranteed by design and tested by a sample basis only.




### AC TEST CONDITIONS (OVER THE OPERATING RANGE)

Parameter	Unit (1.65V~2.2V)	Unit (2.2V~3.6V)
Input Pulse Level	0V to V <sub>DD</sub>	0V to V <sub>DD</sub>
Input Rise and Fall Time	1V/ns	1V/ns
Output Timing Reference Level	0.9V	1/2 V <sub>DD</sub>
R1	13500	1005
R2	10800	820
VTM	1.8V	V <sub>DD</sub>
Output Load Conditions	Refer to Fig	ure 1 and 2

### **OUTPUT LOAD CONDITIONS FIGURES**









### DC ELECTRICAL CHARACTERISTICS

# IS62(5)WV51216EFALL DC ELECTRICAL CHARACTERISTICS-I (OVER THE OPERATING RANGE) VDD = $1.65V \sim 2.2V$

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -0.1 mA	1.4	_	V
Vol	Output LOW Voltage	IoL = 0.1 mA	—	0.2	V
V <sub>IH</sub> <sup>(1)</sup>	Input HIGH Voltage		1.4	V <sub>DD</sub> + 0.2	V
V <sub>IL</sub> (1)	Input LOW Voltage		-0.2	0.4	V
۱u	Input Leakage	GND < V <sub>IN</sub> < V <sub>DD</sub>	–1	1	μA
ILO	Output Leakage	GND < V <sub>IN</sub> < V <sub>DD</sub> , Output Disabled	–1	1	μA

Notes:

1. VILL(min) = -1.0V AC (pulse width < 10ns). Not 100% tested.

VIHH (max) = VDD + 1.0V AC (pulse width < 10ns). Not 100% tested.

# IS62(5)WV51216EFBLL DC ELECTRICAL CHARACTERISTICS-I (OVER THE OPERATING RANGE) VDD = $2.2V \sim 3.6V$

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	2.2 ≤ V <sub>DD</sub> < 2.7, I <sub>OH</sub> = -0.1 mA	2.0	—	V
		$2.7 \le V_{DD} \le 3.6$ , $I_{OH} = -1.0$ mA	2.4	—	V
V <sub>OL</sub>	Output LOW Voltage	$2.2 \le V_{DD} < 2.7, I_{OL} = 0.1 \text{ mA}$		0.4	V
		$2.7 \le V_{DD} \le 3.6$ , $I_{OL} = 2.1 \text{ mA}$	_	0.4	V
VIH <sup>(1)</sup>	Input HIGH Voltage	$2.2 \le V_{DD} < 2.7$	1.8	V <sub>DD</sub> + 0.3	V
		$2.7 \le V_{DD} \le 3.6$	2.0	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub> <sup>(1)</sup>	Input LOW Voltage	$2.2 \le V_{DD} < 2.7$	-0.3	0.6	V
		$2.7 \le V_{DD} \le 3.6$	-0.3		V
ILI	Input Leakage	GND < VIN < VDD	-1	1	μA
ILO	Output Leakage	GND < V <sub>IN</sub> < V <sub>DD</sub> , Output Disabled	-1	1	μA

Notes:

1. VILL(min) = -2.0V AC (pulse width < 10ns). Not 100% tested.

VIHH (max) = VDD + 2.0V AC (pulse width < 10ns). Not 100% tested.



# IS62(5)WV51216EFALL DC ELECTRICAL CHARACTERISTICS-II FOR POWER (OVER THE OPERATING RANGE)

Symbol	Parameter	Test Conditions	Grade		Typ <sup>(1)</sup>	Max	Unit
	V <sub>DD</sub> Dynamic		Со	m.	-	35	
ICC Operating Supply	$V_{DD} = V_{DD}(max), I_{OUT} = 0mA,$ f = f <sub>max</sub> .	Inc	d.	-	35	mA	
	Current	r – rmax,	Auto	$\begin{array}{c c c c c c c c c c c c c c c c c c c $			
ICC1   Operating Supply		Co	m.	-	5		
	Operating Supply	$V_{DD} = V_{DD}(max), I_{OUT} = 0mA,$ f = 0	Ind.		-	5	mA
	Current	Auto. A3		-	5		
				25°C	5.5	9(2)	
	CMOS Standby	$V_{DD} = V_{DD}(max), f = 0,$ CS1# $\geq V_{DD}$ - 0.2V or	Com.	40°C	6.0	10 <sup>(2)</sup>	
ISB2	Current (CMOS	CS2 < 0.2V or		70°C	7.5	14	μA
Inputs)	Inputs)	(LB# and UB#) ≥ $V_{DD}$ - 0.2V, VIN ≤ 0.2V or VIN ≥ $V_{DD}$ - 0.2V	Ind.	85°C	10.5	20	
			Auto. A3	125°C	25	55	

Notes:

- 1. Typical value indicates the value for the center of distribution at VDD=VDD (Typ.), and not 100% tested.
- 2. Maximum value at 25°C, 40°C are guaranteed by design, and not 100% tested

# IS62(5)WV51216EFBLL DC ELECTRICAL CHARACTERISTICS-II FOR POWER (OVER THE OPERATING RANGE)

Symbol	Parameter	Test Conditions	Grade		Typ <sup>(1)</sup>	Max	Unit
	V <sub>DD</sub> Dynamic	$\lambda = \lambda = \lambda = (max)$	Cor	n.	-	35	
ICC	ICC Operating Supply Current $VDD = VDD(TTAX), TOUT = OTTA, f = f_{max},$ VDD Static VDD = VDD(TTAX), TOUT = OTTA, f = f_{max},	Inc	J.	-	35	mA	
		Auto	. A3	-	35		
	$V_{DD} = V_{DD}(m_2 Y)$ lour = $(m_4)$	Cor	n.	-	5		
ICC1 Operating S	Operating Supply	f = 0	Ind.		-	5	mA
	Current	1 = 0		. A3	-	5	
				25°C	5.5	9(2)	
	CMOS Standby	$V_{DD} = V_{DD}(max), f = 0,$ CS1# $\geq$ V_DD - 0.2V or	Com.	40°C	6.0	10 <sup>(2)</sup>	
ISB2	Current (CMOS	CS2 < 0.2V or		70°C	7.5	14	μA
	Inputs)	(LB# and UB#) ≥ $V_{DD}$ - 0.2V, VIN ≤ 0.2V or VIN ≥ $V_{DD}$ - 0.2V	Ind.	85°C	10.5	20	
			Auto. A3	125°C	25	55	

Notes:

- 1. Typical value indicates the value for the center of distribution at VDD=VDD (Typ.), and not 100% tested.
- 2. Maximum value at 25°C, 40°C are guaranteed by design, and not 100% tested



### AC CHARACTERISTICS<sup>(6)</sup> (OVER OPERATING RANGE)

### **READ CYCLE AC CHARACTERISTICS**

Parameter	Symbol	45ns		55ns		unit	notos	
Farameter	Symbol	Min	Max	Min Max		umit	notes	
Read Cycle Time	tRC	45	-	55	-	ns	1,5	
Address, ERR Access Time	tAA	-	45	-	55	ns	1	
Output, ERR Hold Time	tOHA	10	-	10	-	ns	1	
CS1#, CS2 Access Time	tACS1/ACS2	-	45	-	55	ns	1	
UB#, LB# Access Time	tBA	-	45	-	55	ns	1	
OE# Access Time	tDOE	-	20	-	25	ns	1	
OE# to High-Z Output	tHZOE	-	15	-	20	ns	2	
OE# to Low-Z Output	tLZOE	5	-	5	-	ns	2	
CS1#, CS2 to High-Z Output	tHZCS	-	15	-	20	ns	2	
CS1#, CS2 to Low-Z Output	tLZCS	10	-	10	-	ns	2	
UB#, LB# to High-Z Output	tHZB	-	15	-	20	ns	2	
UB#, LB# to Low-Z Output	tLZB	10	-	10	-	ns	2	

#### WRITE CYCLE AC CHARACTERISTICS

Parameter	Symbol	45ns		55ns		unit	notos
Farameter	Symbol	Min	Max	Min	Min	unit	notes
Write Cycle Time	tWC	45	-	55	-	ns	1,3,5
CS1#, CS2 to Write End	tSCS1/SCS2	35	-	40	-	ns	1,3
Address Setup Time to Write End	tAW	35	-	40	-	ns	1,3
UB#,LB# to Write End	tPWB	35	-	40	-	ns	1,3
Address Hold from Write End	tHA	0	-	0	-	ns	1,3
Address Setup Time	tSA	0	-	0	-	ns	1,3
WE# Pulse Width	tPWE	35	-	40	-	ns	1,3,4
Data Setup to Write End	tSD	20	-	25	-	ns	1,3
Data Hold from Write End	tHD	0	-	0	-	ns	1,3
WE# LOW to High-Z Output	tHZWE	-	15	-	20	ns	2,3
WE# HIGH to Low-Z Output	tLZWE	5	-	5	-	ns	2,3

Notes:

1 Tested with the load in Figure 1.

2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. tHZOE, tHZCS, tHZB, and tHZWE transitions are measured when the output enters a high impedance state. Not 100% tested.

3. The internal write time is defined by the overlap of CS1# = LOW, CS2=HIGH, UB# or LB# = LOW, and WE# = LOW. All four conditions must be in valid states to initiate a Write, but any condition can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.

4. tPWE > tHZWE + tSD when OE# is LOW.


5. Address inputs must meet V<sub>IH</sub> and V<sub>IL</sub> SPEC during this period. Any glitch or unknown inputs are not permitted. Unknown input with standby mode is acceptable.

6. Data retention characteristics are defined later in DATA RETENTION CHARACTERISTICS.



## **Timing Diagram**

### READ CYCLE NO. 1<sup>(1,2)</sup> (ADDRESS CONTROLLED, CS1# = OE# = UB# = LB# = LOW, CS2 = WE# = HIGH)




Notes:

1. The device is continuously selected.

2. ERR1, ERR2 signasls act like a Read Data Q during Read Operation.

### READ CYCLE NO. 2<sup>(1)</sup> (OE# CONTROLLED, WE# = HIGH)




#### Notes:

1. Address is valid prior to or coincident with CS1# LOW or CS2 HIGH transition.

Integrated Silicon Solution, Inc.- <u>www.issi.com</u> Rev. A4 02/11/2020




### WRITE CYCLE NO. 1<sup>(1,2)</sup> (CS1#, CS2 CONTROLLED, OE# = HIGH OR LOW)



Notes:

- 1. tHZWE is based on the assumption when tSA=0nS after READ operation. Actual DOUT for tHZWE may not appear if OE# goes high before Write Cycle. tHZOE is the time DOUT goes to High-Z after OE# goes high.
- 2. During this period the I/Os are in output state. Do not apply input signals.

### WRITE CYCLE NO. 2<sup>(1,2)</sup> (WE# CONTROLLED: OE# IS HIGH DURING WRITE CYCLE)




Notes:

2. During this period the I/Os are in output state. Do not apply input signals.

<sup>1.</sup> tHZOE is the time DOUT goes to High-Z after OE# goes high.



### WRITE CYCLE NO. 3<sup>(1)</sup> (WE# CONTROLLED: OE# IS LOW DURING WRITE CYCLE)




Notes:

1. If OE# is low during write cycle, tHZWE must be met in the application. Do not apply input signal during this period. Data output from the previous READ operation will drive IO BUS.



### WRITE CYCLE NO. 4<sup>(1,2,3)</sup> (UB# & LB# Controlled, OE# = LOW)



Notes:

- 1. If OE# is low during write cycle, tHZWE must be met in the application. Do not apply input signal during this period. Data output from the previous READ operation will drive IO BUS.
- 2. Due to the restriction of note1, OE# is recommended to be HIGH during write period.
- 3. WE# stays LOW in this example. If WE# toggles, tPWE and tHZWE must be considered.



#### DATA RETENTION CHARACTERISTICS


Symbol	Parameter	Test Condition		Min.	Тур.(1)	Max.	Unit
V <sub>DR</sub>	V <sub>DD</sub> for Data Retention	See Data Retention Waveform		1.5	-	-	V
		$V_{DD} = V_{DR}$ (min),	25°C	-	5.5	13	
I <sub>DR</sub> Data Retention Current	CS1# ≥ $V_{DD}$ – 0.2V or CS2 ≤ 0.2V or (LB# and UB#) ≥ $V_{DD}$ - 0.2V, VIN ≤ 0.2V or VIN ≥ $V_{DD}$ - 0.2V	85°C	-	-	19	uA	
		125°C	-	-	52		
t <sub>SDR</sub> <sup>(2)</sup>	Data Retention Setup Time	See Data Retention Waveform		0	-	-	ns
t <sub>RDR</sub>	Recovery Time	See Data Retention Waveform		tRC	-	-	ns

Notes:


Typical value indicates the value for the center of distribution at  $V_{DD} = V_{DR}$  (min.), and not 100% tested. VDD power down slope must be longer than 100 us/volt when enter into Data Retention Mode. 1.

2.

### **DATA RETENTION WAVEFORM (CS1# CONTROLLED)**




### **DATA RETENTION WAVEFORM (CS2 CONTROLLED)**





### DATA RETENTION WAVEFORM (UB# AND LB# CONTROLLED)





# **ORDERING INFORMATION**

# IS62/65WV51216EFALL (1.65V - 2.2V)

### Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
55	IS62WV51216EFALL-55TLI	TSOP (Type II), Lead-free
55	IS62WV51216EFALL-55BI	mini BGA (6mm x 8mm)
55	IS62WV51216EFALL-55BLI	mini BGA (6mm x 8mm), Lead-free
55	IS62WV51216EFALL-55B2I	mini BGA (6mm x 8mm), ERR1/2 Pins
55	IS62WV51216EFALL-55B2LI	mini BGA (6mm x 8mm), ERR1/2 Pins, Lead-free
55	IS62WV51216EFALL-55B3I	mini BGA (6mm x 8mm), 1 CS Option, ERR Pin
55	IS62WV51216EFALL-55B3LI	mini BGA (6mm x 8mm), 1 CS Option, ERR Pin Lead-free

### AUTOMOTIVE RANGE (A3): -40°C TO +125°C

Speed (ns)	Order Part No.	Package
55	IS65WV51216EFALL-55CTLA3	TSOP (Type II), Copper Lead-frame, Lead-free
55	IS65WV51216EFALL-55BA3	mini BGA (6mm x 8mm)
55	IS65WV51216EFALL-55BLA3	mini BGA (6mm x 8mm), Lead-free
55	IS65WV51216EFALL-55B2A3	mini BGA (6mm x 8mm), ERR1/2 Pins
55	IS65WV51216EFALL-55B2LA3	mini BGA (6mm x 8mm), ERR1/2 Pins, Lead-free
55	IS65WV51216EFALL-55B3A3	mini BGA (6mm x 8mm), 1 CS Option, ERR Pin
55	IS65WV51216EFALL-55B3LA3	mini BGA (6mm x 8mm), 1 CS Option, ERR Pin, Lead-free



# IS62/65WV51216EBLL (2.2V - 3.6V)

### Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
45	IS62WV51216EFBLL-45TLI	TSOP (Type II), Lead-free
45	IS62WV51216EFBLL-45BI	mini BGA (6mm x 8mm)
45	IS62WV51216EFBLL-45BLI	mini BGA (6mm x 8mm), Lead-free
45	IS62WV51216EFBLL-45B2I	mini BGA (6mm x 8mm), ERR1/2 Pins
45	IS62WV51216EFBLL-45B2LI	mini BGA (6mm x 8mm), ERR1/2 Pins, Lead-free
45	IS62WV51216EFBLL-45B3I	mini BGA (6mm x 8mm), 1 CS Option, ERR Pin
45	IS62WV51216EFBLL-45B3LI	mini BGA (6mm x 8mm), 1 CS Option, ERR Pin, Lead-free
55	IS62WV51216EFBLL-55TLI	TSOP (Type II), Lead-free
55	IS62WV51216EFBLL-55BI	mini BGA (6mm x 8mm)
55	IS62WV51216EFBLL-55BLI	mini BGA (6mm x 8mm), Lead-free
55	IS62WV51216EFBLL-55B2I	mini BGA (6mm x 8mm), ERR1/2 Pins
55	IS62WV51216EFBLL-55B2LI	mini BGA (6mm x 8mm), ERR1/2 Pins, Lead-free
55	IS62WV51216EFBLL-55B3I	mini BGA (6mm x 8mm), 1 CS Option, ERR Pin
55	IS62WV51216EFBLL-55B3LI	mini BGA (6mm x 8mm), 1 CS Option, ERR Pin, Lead-free

## Automotive Range (A3): -40°C to +125°C

Speed (ns)	Order Part No.	Package
55	IS65WV51216EFBLL-55CTLA3	TSOP (Type II), Copper Lead-frame, Lead-free
55	IS65WV51216EFBLL-55BA3	mini BGA (6mm x 8mm)
55	IS65WV51216EFBLL-55BLA3	mini BGA (6mm x 8mm), Lead-free
55	IS65WV51216EFBLL-55B2A3	mini BGA (6mm x 8mm), ERR1/2 Pins
55	IS65WV51216EFBLL-55B2LA3	mini BGA (6mm x 8mm), ERR1/2 Pins, Lead-free
55	IS65WV51216EFBLL-55B3A3	mini BGA (6mm x 8mm), 1 CS Option, ERR Pin
55	IS65WV51216EFBLL-55B3LA3	mini BGA (6mm x 8mm), 1 CS Option, ERR Pin, Lead-free

### PACKAGE INFORMATION

