


# **Absolute Maximum Ratings\***

Operating Temperature55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground1.0V to +7.0V
Maximum Operating Voltage 6.25V
DC Output Current

\*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

Figure 1. Block Diagram



Note: When the ORG pin is connected to VCC, the "x 16" organization is selected. When it is connected to ground, the "x 8" organization is selected. If the ORG pin is left unconnected and the application does not load the input beyond the capability of the internal 1 Meg ohm pullup, then the "x 16" organization is selected.

Table 1. Pin Capacitance<sup>(1)</sup>

Applicable over recommended operating range from  $T_A = 25^{\circ}C$ , f = 1.0 MHz,  $V_{CC} = +5.0$ V (unless otherwise noted)

Symbol	Test Conditions	Max	Units	Conditions
C <sub>OUT</sub>	Output Capacitance (DO)	5	pF	$V_{OUT} = 0V$
C <sub>IN</sub>	Input Capacitance (CS, SK, DI)	5	pF	$V_{IN} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.

Table 2. DC Characteristics

Applicable over recommended operating range from:  $T_A = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $V_{CC} = +2.7\text{V}$  to +5.5V (unless otherwise noted)

Symbol	Parameter	Test Condition		Min	Тур	Max	Unit
V <sub>CC1</sub>	Supply Voltage			2.7		5.5	V
V <sub>CC2</sub>	Supply Voltage			4.5		5.5	V
	Oursell Oursell		READ at 1.0 MHz		0.5	2.0	mA
I <sub>CC</sub>	Supply Current	$V_{CC} = 5.0V$	WRITE at 1.0 MHz		0.5	2.0	mA
I <sub>SB1</sub>	Standby Current	V <sub>CC</sub> = 2.7V	CS = 0V		3.0	10.0	μA
I <sub>SB2</sub>	Standby Current	V <sub>CC</sub> = 5.0V	CS = 0V		10.0	15.0	μΑ
I <sub>IL</sub>	Input Leakage	$V_{IN} = 0V \text{ to } V_{CC}$			0.1	3.0	μΑ
I <sub>OL</sub>	Output Leakage	$V_{IN} = 0V \text{ to } V_{CC}$			0.1	3.0	μA
V <sub>IL1</sub> <sup>(1)</sup>	Input Low Voltage	0.71/ .1/		-0.6		0.8	V
V <sub>IH1</sub> <sup>(1)</sup>	Input High Voltage	$2.7V \le V_{CC} \le 5.5V$		2.0		V <sub>CC</sub> + 1	
V <sub>OL1</sub>	Output Low Voltage	0.71/	I <sub>OL</sub> = 2.1 mA			0.4	V
V <sub>OH1</sub>	Output High Voltage	$2.7V \le V_{CC} \le 5.5V$	$I_{OH} = -0.4 \text{ mA}$	2.4			V

Note: 1.  $V_{IL}$  min and  $V_{IH}$  max are reference only and are not tested.





Table 3. AC Characteristics

Applicable over recommended operating range from  $T_A = -40^{\circ}C$  to + 125°C,  $V_{CC} = As$  Specified, CL = 1 TTL Gate and 100 pF (unless otherwise noted)

Symbol	Parameter	Test C	Condition	Min	Тур	Max	Units
f <sub>SK</sub>	SK Clock Frequency	$4.5V \le V_{CC} \le 5.5V$ $2.7V \le V_{CC} \le 5.5V$		0 0		2 1	MHz
t <sub>SKH</sub>	SK High Time		$V_{CC} \le 5.5V$ $V_{CC} \le 5.5V$	250 250			ns
t <sub>SKL</sub>	SK Low Time		$V_{CC} \le 5.5V$ $V_{CC} \le 5.5V$	250 250			ns
t <sub>CS</sub>	Minimum CS Low Time		V <sub>CC</sub> ≤ 5.5V V <sub>CC</sub> ≤ 5.5V	250 250			ns
t <sub>CSS</sub>	CS Setup Time	Relative to SK	$\begin{array}{c} 4.5V \leq V_{CC} \leq 5.5V \\ 2.7V \leq V_{CC} \leq 5.5V \end{array}$	50 50			ns
t <sub>DIS</sub>	DI Setup Time	Relative to SK	$\begin{array}{c} 4.5V \leq V_{CC} \leq 5.5V \\ 2.7V \leq V_{CC} \leq 5.5V \end{array}$	100 100			ns
t <sub>CSH</sub>	CS Hold Time	Relative to SK		0			ns
t <sub>DIH</sub>	DI Hold Time	Relative to SK	$\begin{array}{c} 4.5V \leq V_{CC} \leq 5.5V \\ 2.7V \leq V_{CC} \leq 5.5V \end{array}$	100 100			ns
t <sub>PD1</sub>	Output Delay to "1"	AC Test	$\begin{array}{c} 4.5V \leq V_{CC} \leq 5.5V \\ 2.7V \leq V_{CC} \leq 5.5V \end{array}$			250 500	ns
t <sub>PD0</sub>	Output Delay to "0"	AC Test	$4.5V \le V_{CC} \le 5.5V$ $2.7V \le V_{CC} \le 5.5V$			250 500	ns
t <sub>SV</sub>	CS to Status Valid	AC Test	$4.5V \le V_{CC} \le 5.5V$ $2.7V \le V_{CC} \le 5.5V$			250 250	ns
t <sub>DF</sub>	CS to DO in High Impedance	AC Test CS = V <sub>IL</sub>	$4.5V \le V_{CC} \le 5.5V$ $2.7V \le V_{CC} \le 5.5V$			100 150	ns
t <sub>WP</sub>	Write Cycle Time		$2.7V \le V_{CC} \le 5.5V$	0.1	3	10	ms
Endurance <sup>(1)</sup>	5.0V, 25°C			1M			Write Cycles

Note: 1. This parameter is characterized and is not 100% tested.

## **Functional Description**

The AT93C56A/66A is accessed via a simple and versatile three-wire serial communication interface. Device operation is controlled by seven instructions issued by the host processor. A valid instruction starts with a rising edge of CS and consists of a start bit (logic "1") followed by the appropriate op code and the desired memory address location.

Table 4. Instruction Set for the AT93C56A and AT93C66A

		Ор	Addre	ess	Da	ata	
Instruction	SB	Code	x 8	x 16	x 8	x 16	Comments
READ	1	10	$A_8 - A_0$	A <sub>7</sub> - A <sub>0</sub>			Reads data stored in memory, at specified address
EWEN	1	00	11XXXXXXX	11XXXXXX			Write enable must precede all programming modes
ERASE	1	11	$A_8 - A_0$	$A_7 - A_0$			Erase memory location A <sub>n</sub> – A <sub>0</sub>
WRITE	1	01	$A_8 - A_0$	$A_7 - A_0$	$D_7 - D_0$	D <sub>15</sub> - D <sub>0</sub>	Writes memory location A <sub>n</sub> – A <sub>0</sub>
ERAL	1	00	10XXXXXXX	10XXXXXX			Erases all memory locations. Valid only at $V_{CC} = 4.5V$ to $5.5V$
WRAL	1	00	01XXXXXXX	01XXXXXX	D <sub>7</sub> – D <sub>0</sub>	D <sub>15</sub> – D <sub>0</sub>	Writes all memory locations. Valid only at $V_{CC}$ = 5.0V ±10% and Disable Register cleared
EWDS	1	00	00XXXXXXX	00XXXXXX			Disables all programming instructions

Note: The X's in the address field represent don't care values and must be clocked.

**READ (READ):** The Read (READ) instruction contains the address code for the memory location to be read. After the instruction and address are decoded, data from the selected memory location is available at the serial output pin DO. Output data changes are synchronized with the rising edges of serial clock SK. It should be noted that a dummy bit (logic "0") precedes the 8- or 16-bit data output string. The AT93C56A/66A supports sequential read operations. The device will automatically increment the internal address pointer and clock out the next memory location as long as Chip Select (CS) is held high. In this case, the dummy bit (logic "0") will not be clocked out between memory locations, thus allowing for a continuous stream of data to be read.

**ERASE/WRITE ENABLE (EWEN):** To assure data integrity, the part automatically goes into the Erase/Write Disable (EWDS) state when power is first applied. An Erase/Write Enable (EWEN) instruction must be executed first before any programming instructions can be carried out. Please note that once in the EWEN state, programming remains enabled until an EWDS instruction is executed or V<sub>CC</sub> power is removed from the part.

**ERASE (ERASE):** The Erase (ERASE) instruction programs all bits in the specified memory location to the logical "1" state. The self-timed erase cycle starts once the Erase instruction and address are decoded. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of 250 ns ( $t_{CS}$ ). A logic "1" at pin DO indicates that the selected memory location has been erased, and the part is ready for another instruction.





**WRITE (WRITE):** The Write (WRITE) instruction contains the 8 or 16 bits of data to be written into the specified memory location. The self-timed programming cycle,  $t_{WP}$ , starts after the last bit of data is received at serial data input pin DI. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of 250 ns ( $t_{CS}$ ). A logic "0" at DO indicates that programming is still in progress. A logic "1" indicates that the memory location at the specified address has been written with the data pattern contained in the instruction and the part is ready for further instructions. A Ready/Busy status cannot be obtained if the CS is brought high after the end of the self-timed programming cycle,  $t_{WP}$ .

**ERASE ALL (ERAL):** The Erase All (ERAL) instruction programs every bit in the memory array to the logic "1" state and is primarily used for testing purposes. The DO pin outputs the ready/busy status of the part if CS is brought high after being kept low for a minimum of 250 ns ( $t_{CS}$ ). The ERAL instruction is valid only at  $V_{CC} = 5.0V \pm 10\%$ .

**WRITE ALL (WRAL)**: The Write All (WRAL) instruction programs all memory locations with the data patterns specified in the instruction. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of 250 ns ( $t_{CS}$ ). The WRAL instruction is valid only at  $V_{CC} = 5.0V \pm 10\%$ .

**ERASE/WRITE DISABLE (EWDS):** To protect against accidental data disturb, the Erase/Write Disable (EWDS) instruction disables all programming modes and should be executed after all programming operations. The operation of the Read instruction is independent of both the EWEN and EWDS instructions and can be executed at any time.

# **Timing Diagrams**

Figure 1. Synchronous Data Timing





Table 5. Organization Key for Timing Diagrams

	AT93C56A (2K)		AT93C6	66A (4K)
I/O	x 8 x 16		x 8	x 16
A <sub>N</sub>	A <sub>8</sub> <sup>(1)</sup>	A <sub>7</sub> <sup>(2)</sup>	A <sub>8</sub>	A <sub>7</sub>
D <sub>N</sub>	D <sub>7</sub>	D <sub>15</sub>	D <sub>7</sub>	D <sub>15</sub>


Notes: 1. A<sub>8</sub> is a *don't care* value, but the extra clock is required.

2.  $A_7$  is a *don't care* value, but the extra clock is required.






## Figure 3. EWEN Timing



# Figure 4. EWDS Timing



## Figure 5. WRITE Timing









Figure 6. WRAL Timing



Note: Valid only at  $V_{CC} = 4.5V$  to 5.5V

Figure 7. ERASE Timing





Figure 8. ERAL Timing



Note: Valid only at  $V_{CC} = 4.5V$  to 5.5V

8

# AT93C56A Ordering Information

Ordering Code	Package	Operation Range
AT93C56A-10SQ-2.7 AT93C56A-10TQ-2.7	8S1 8A2	Lead-free/Halogen-free/Automotive Temperature (-40°C to 125°C)

	Package Type				
8S1	8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)				
8A2	8-lead, 0.170" Wide, Thin Shrink Small Outline Package (TSSOP)				
	Options				
-2.7	Low Voltage (2.7V to 5.5V)				






# AT93C66A Ordering Information

Ordering Code	Package	Operation Range
AT93C66A-10SQ-2.7 AT93C66A-10TQ-2.7	8S1 8A2	Lead-free/Halogen-free/Automotive Temperature (-40°C to 125°C)


	Package Type				
8S1	8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)				
8A2	8A2 8-lead, 0.170" Wide, Thin Shrink Small Outline Package (TSSOP)				
	Options				
-2.7	Low Voltage (2.7V to 5.5V)				

10


### **8S1 - JEDEC SOIC**



Top View



Side View



**End View** 

# **COMMON DIMENSIONS** (Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	1.35	_	1.75	
A1	0.10	_	0.25	
b	0.31	_	0.51	
С	0.17	-	0.25	
D	4.80	_	5.00	
E1	3.81	_	3.99	
Е	5.79	-	6.20	
е		1.27 BSC		
L	0.40	_	1.27	
Ø	0°	_	8°	

Note: These drawings are for general information only. Refer to JEDEC Drawing MS-012, Variation AA for proper dimensions, tolerances, datums, etc.

10/7/03


1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 8S1, 8-lead (0.150" Wide Body), Plastic Gull Wing Small Outline (JEDEC SOIC)

DRAWING NO. 8S1 B







## **8A2 - TSSOP**



Top View



Side View



**End View** 

## **COMMON DIMENSIONS**

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
D	2.90	3.00	3.10	2, 5
Е		6.40 BSC		
E1	4.30	4.40	4.50	3, 5
Α	_	_	1.20	
A2	0.80	1.00	1.05	
b	0.19	_	0.30	4
е				
L	0.45	0.60	0.75	
L1		1.00 REF		

Notes: 1. This drawing is for general information only. Refer to JEDEC Drawing MO-153, Variation AA, for proper dimensions, tolerances, datums, etc.

- 2. Dimension D does not include mold Flash, protrusions or gate burrs. Mold Flash, protrusions and gate burrs shall not exceed 0.15 mm (0.006 in) per side.
- 3. Dimension E1 does not include inter-lead Flash or protrusions. Inter-lead Flash and protrusions shall not exceed 0.25 mm (0.010 in) per side.
- 4. Dimension b does not include Dambar protrusion. Allowable Dambar protrusion shall be 0.08 mm total in excess of the b dimension at maximum material condition. Dambar cannot be located on the lower radius of the foot. Minimum space between protrusion and adjacent lead is 0.07 mm.
- 5. Dimension D and E1 to be determined at Datum Plane H.

5/30/02



2325 Orchard Parkway San Jose, CA 95131 **TITLE 8A2**, 8-lead, 4.4 mm Body, Plastic
Thin Shrink Small Outline Package (TSSOP)

DRAWING NO. 8A2

REV.

В

# **Revision History**

Doc. Rev.	Date	Comments
5091E	8/2012	Not Recommended for New Design. Replaced by AT93C56B/66B Automotive.
5091E	4/2007	Changed ISB values on page 3
5091D	2/2007	Implemented revision history Removed PDIP package offering Removed Pb'd part numbers





### **Atmel Corporation**

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311

Fax: 1(408) 487-2600

### Regional Headquarters

### Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland

Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

#### Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong

Tel: (852) 2721-9778 Fax: (852) 2722-1369

#### Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

## **Atmel Operations**

#### Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

### Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

#### ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00

Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland

Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

### RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine BP 123

38521 Saint-Egreve Cedex, France

Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2007 Atmel Corporation. All rights reserved. Atmel<sup>®</sup>, logo and combinations thereof and others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

