



BLOCK DIAGRAM



LOOP FILTER COMPONENT SELECTION



$$C = 1.0\mu\text{F} \pm 10\% \text{ (X7R dielectric)}$$

$$R = 560\Omega \pm 10\%$$

PIN NAMES

| Pin | Function | I/O |
|---------------------------|-----------------------------|-----|
| F1A | Filter Pin 1A | I/O |
| F2A | Filter Pin 2A | I/O |
| RINA | Reference Input A | I |
| $\overline{\text{RINA}}$ | Inverted Reference Input A | I |
| FINA | Feedback Input A | I |
| $\overline{\text{FINA}}$ | Inverted Feedback Input A | I |
| FOUTA | Frequency Output A | O |
| $\overline{\text{FOUTA}}$ | Inverted Frequency Output A | O |
| F1B | Filter Pin 1B | I/O |
| F2B | Filter Pin 2B | I/O |
| RINB | Reference Input B | I |
| $\overline{\text{RINB}}$ | Inverted Reference Input B | I |
| FINB | Feedback Input B | I |
| $\overline{\text{FINB}}$ | Inverted Feedback Input B | I |
| FOUTB | Frequency Output B | O |
| $\overline{\text{FOUTB}}$ | Inverted Frequency Output B | O |
| VCC | VCC | — |
| VCCOA | Output A VCC | — |
| VCCOB | Output B VCC | — |
| VEE | VEE (0V) | — |
| VBB | PECL Threshold Voltage | O |
| VTH | TTL Threshold Voltage | O |
| S1A | Select Input 1A (TTL) | I |
| S2A | Select Input 2A (TTL) | I |
| S1B | Select Input 1B (TTL) | I |
| S2B | Select Input 2B (TTL) | I |
| S3B | Select Input 3B (TTL) | I |
| S4B | Select Input 4B (TTL) | I |

PIN DESCRIPTION

RINA, $\overline{\text{RINA}}$, RINB, $\overline{\text{RINB}}$

Reference frequency inputs for loop A and B. These are differential signal pairs and may be driven differentially or single-ended.

FINA, $\overline{\text{FINA}}$, FINB, $\overline{\text{FINB}}$

Feedback frequency inputs for loop A and B. These are differential signal pairs and may be driven differentially or single-ended.

VBB, VTH

These are the reference voltages for use as bias for the frequency inputs. The references are generated on-chip. VBB is PECL compatible, while VTH is TTL compatible.

F1A, F2A, F1B, F2B

These pins are connection points for the loop filters, which are to be provided off-chip. F1X is the high impedance side, F2X is the reference side. The loop filter should be a first order, low pass with a DC block. The difference voltage on these pins will be a DC level, which is controlled by the loop feedback and determined by the required VCO frequency.

FOUTA, $\overline{\text{FOUTA}}$, FOUTB, $\overline{\text{FOUTB}}$

Frequency outputs for the loops. These are differential, positive referenced, emitter-follower signals and must be terminated off-chip. Termination in 50 ohms is recommended.

S1A, S2A, S1B, S2B, S3B, S4B

These inputs are used to select the configuration for PLLA and PLLB. They are compatible with standard TTL signal levels. See the Frequency Selection Table for details of the logic.

VCC

This is the positive supply for the entire chip excluding output buffers. It should be decoupled and present a very low impedance in order to assure low-jitter operation.

VCCOA, VCCOB

These are the positive supplies for the output buffers. They are constrained to be equal to the value of VCC. They should be decoupled and present a very low impedance in order to assure low-jitter operation.

VEE

This pin is the negative supply for the chip and is normally connected to ground (0V).

FREQUENCY SELECTION TABLE**PLLA**

| S2A | S1A | Divide-by-N | Output Frequency Range (MHz) |
|-----|-----|-------------|------------------------------|
| 0 | 0 | N = 2 | 240 – 560 |
| 0 | 1 | N = 4 | 120 – 280 |
| 1 | 0 | N = 8 | 60 – 140 |
| 1 | 1 | N = 16 | 30 – 70 |

PLLB

| S3B | S2B | S1B | Divide-by-N | Output Frequency Range (MHz) |
|-----|-----|-----|-------------|------------------------------|
| 0 | 0 | 0 | N = 2 | 240 – 560 |
| 0 | 0 | 1 | N = 4 | 120 – 280 |
| 0 | 1 | 0 | N = 8 | 60 – 140 |
| 0 | 1 | 1 | N = 16 | 30 – 70 |
| 1 | 0 | 0 | N = 1 | 480 – 1120 |
| 1 | 0 | 1 | N = 10 | 48 – 112 |
| 1 | 1 | 0 | N = 12 | 40 – 93.3 |
| 1 | 1 | 1 | N = 20 | 24 – 56 |

| S4B | Divide-by-P | Max. Feedback Frequency (MHz) |
|-----|-------------|-------------------------------|
| 0 | P = 1 | 560 |
| 1 | P = 2 | 1120 |

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

| Symbol | Parameter | Value | Unit |
|--------------------|---|--------------|------|
| V _{CC} | Power Supply Voltage | –0.5 to +7.0 | V |
| V _I | TTL Input Voltage ⁽²⁾ | –0.5 to 6.0 | V |
| I _I | TTL Input Current ⁽²⁾ | –30 to +5.0 | mA |
| I _{OUT} | ECL Output Current — Continuous — Surge | 50 100 | mA |
| T _{store} | Storage Temperature | –65 to +150 | °C |
| T _A | Operating Temperature Range ⁽³⁾ | 0 to +85 | °C |

NOTES:

1. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to ABSOLUTE MAXIMUM RATING conditions for extended periods may affect device reliability.
2. Either voltage limit or current limit is sufficient to protect input.
3. All DC and AC electrical characteristics are specified over the operating temperature range.

5V DC ELECTRICAL CHARACTERISTICS

VCC = VCCOA = VCCOB = 5.0V ±5%

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Condition |
|--------|-----------------------------|------|------|------|------|-----------------------|
| VCC | Power Supply Voltage | 4.75 | — | 5.25 | V | VCC = VCCO |
| ICC | Power Supply Current (VCC) | — | — | 200 | mA | |
| ICCO | Power Supply Current (VCCO) | — | — | 28 | mA | PECL outputs are open |

3.3V DC ELECTRICAL CHARACTERISTICS

VCC = VCCOA = VCCOB = 3.3V ±5%

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Condition |
|--------|-----------------------------|-------|------|-------|------|-----------------------|
| VCC | Power Supply Voltage | 3.135 | — | 3.465 | V | VCC = VCCO |
| ICC | Power Supply Current (VCC) | — | — | 200 | mA | |
| ICCO | Power Supply Current (VCCO) | — | — | 28 | mA | PECL outputs are open |

PECL DC ELECTRICAL CHARACTERISTICS

VCC = VCCOA = VCCOB = 3.3V or 5.0V ±5%

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Condition |
|--------|---------------------|-------------|------------|-------------|------|-----------|
| VOH | Output HIGH Voltage | VCC – 1.025 | — | VCC – 0.780 | V | |
| VOL | Output LOW Voltage | VCC – 1.810 | — | VCC – 1.520 | V | |
| VIH | Input HIGH Voltage | VCC – 1.165 | — | VCC – 0.780 | V | |
| VIL | Input LOW Voltage | VCC – 1.810 | — | VCC – 1.475 | V | |
| VBB | PECL Threshold | — | VCC – 1.35 | — | V | |

TTL DC ELECTRICAL CHARACTERISTICS

VCC = VCCOA = VCCOB = 3.3V or 5.0V ±5%


| Symbol | Parameter | Min. | Typ. | Max. | Unit | Condition |
|--------|---------------------|------|------|-----------|------|-------------------------|
| VIH | Input HIGH Voltage | 2.0 | — | — | V | |
| VIL | Input LOW Voltage | — | — | 0.8 | V | |
| IIH | Input HIGH Current | — | — | 20 100 | μA | VIN = 2.7V VIN = VCC |
| IIL | Input LOW Current | — | — | –0.3 | mA | VIN = 0.5V |
| VIK | Input Clamp Voltage | — | — | –1.2 | V | IIN = –12mA |
| VTH | TTL Threshold | — | 1.5 | — | V | |

AC ELECTRICAL CHARACTERISTICS

$V_{CC} = V_{CCOA} = V_{CCOB} = 3.3V$ or $5.0V \pm 5\%$

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Condition |
|----------------|---------------------------------------|--------|------------|------------|--------|-----------|
| ΔT | Output Period Jitter | — | 10 | 15 | ps rms | |
| PPW | Output Duty Cycle | 45 | 50 | 55 | % | |
| t_r t_f | Output Rise/Fall Time (20% to 80%) | — — | 300 300 | 550 550 | ps | — |
| FOUTA | Output Frequency PLLA | — | — | 560 | MHz | |
| FOUTB | Output Frequency PLLB | — | — | 1120 | MHz | S4B=1 |
| RINA, B | Input Frequency PLLA, B | — | — | 560 | MHz | |

APPLICATION




50MHz Low Skew Clock System with 100MHz Clock to CPU

PRODUCT ORDERING CODE

| Ordering Code | Package Type | Operating Range |
|---------------|--------------|-----------------|
| SY89420VJC | J28-1 | Commercial |
| SY89420VJCTR | J28-1 | Commercial |

28 LEAD PLCC (J28-1)



Rev. 03

MICREL-SYNERGY 3250 SCOTT BOULEVARD SANTA CLARA CA 95054 USA

TEL + 1 (408) 980-9191 FAX + 1 (408) 914-7878 WEB <http://www.micrel.com>

This information is believed to be accurate and reliable, however no responsibility is assumed by Micrel for its use nor for any infringement of patents or other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent right of Micrel Inc.

© 2000 Micrel Incorporated
