Contents STM32G070CB/KB/RB

## **Contents**

1	Introd	luction		. 8
2	Descr	iption .		. 9
3	Funct	ional o	verview	12
	3.1	Arm <sup>®</sup> C	ortex <sup>®</sup> -M0+ core with MPU	12
	3.2	Memory	protection unit	12
	3.3	Embedo	ded Flash memory	12
	3.4	Embedo	ded SRAM	13
	3.5	Boot mo	odes	14
	3.6	Cyclic re	edundancy check calculation unit (CRC)	14
	3.7		supply management	
		3.7.1	Power supply schemes	
		3.7.2	Power supply supervisor	. 15
		3.7.3	Voltage regulator	. 15
		3.7.4	Low-power modes	. 16
		3.7.5	Reset mode	. 16
		3.7.6	VBAT operation	. 17
	3.8	Intercor	nect of peripherals	17
	3.9	Clocks	and startup	18
	3.10	General	-purpose inputs/outputs (GPIOs)	19
	3.11	Direct m	nemory access controller (DMA)	19
	3.12	DMA re	quest multiplexer (DMAMUX)	20
	3.13	Interrup	ts and events	20
		3.13.1	Nested vectored interrupt controller (NVIC)	. 20
		3.13.2	Extended interrupt/event controller (EXTI)	. 21
	3.14	Analog-	to-digital converter (ADC)	21
		3.14.1	Temperature sensor	. 22
		3.14.2	Internal voltage reference (V <sub>REFINT</sub> )	. 22
		3.14.3	V <sub>BAT</sub> battery voltage monitoring	. 22
	3.15	Timers a	and watchdogs	22
		3.15.1	Advanced-control timer (TIM1)	. 23
		3.15.2	General-purpose timers (TIM3, 14, 15, 16, 17)	. 23



STM32G070CB/KB/RB Contents

		3.15.3	Basic timers (TIM6 and TIM7)	24
		3.15.4	Independent watchdog (IWDG)	
		3.15.5	System window watchdog (WWDG)	
		3.15.6	SysTick timer	
	3.16	Real-tim	ne clock (RTC), tamper (TAMP) and backup registers	25
	3.17	Inter-int	egrated circuit interface (I <sup>2</sup> C)	25
	3.18		al synchronous/asynchronous receiver transmitter (USART)..	
	3.19		eripheral interface (SPI)	
	3.20	-	oment support	
	3.20	3.20.1	Serial wire debug port (SW-DP)	
		0.20.1	Contai wife debug port (CVV-DI )	20
4	Pinou	ts, pin	description and alternate functions	29
5	Electr	ical cha	aracteristics	40
	5.1			
	5.1		ter conditions	
		5.1.1 5.1.2	Minimum and maximum values	
		5.1.2	**	
		5.1.4	Typical curves  Loading capacitor	
		5.1.4	Pin input voltage	
		5.1.6	Power supply scheme	
		5.1.7	Current consumption measurement	
	5.2		e maximum ratings	
	5.3		ng conditions	
	5.5	5.3.1	General operating conditions	
		5.3.2	Operating conditions at power-up / power-down	
		5.3.3	Embedded reset and power control block characteristics	
		5.3.4	Embedded voltage reference	
		5.3.5	Supply current characteristics	
		5.3.6	Wakeup time from low-power modes and voltage scaling	40
		0.0.0	transition times	50
		5.3.7	External clock source characteristics	52
		5.3.8	Internal clock source characteristics	56
		5.3.9	PLL characteristics	57
		5.3.10	Flash memory characteristics	58
		5.3.11	EMC characteristics	59
		5.3.12	Electrical sensitivity characteristics	60
<b>577</b>			DS12766 Rev 2	3/93

Orde	ering into	omation	•
		ormation 91	1
	6.4.1	Reference document	O
6.4	Therma	al characteristics	)
6.3	LQFP3	2 package information	7
6.2	LQFP4	8 package information	4
6.1	LQFP6	4 package information	1
Pack	age info	ormation	1
	5.3.21	Characteristics of communication interfaces	3
	5.3.20	Timer characteristics	
	5.3.19	V <sub>BAT</sub> monitoring characteristics	2
	5.3.18	Temperature sensor characteristics	2
	5.3.17	Analog-to-digital converter characteristics 67	7
	5.3.16	Analog switch booster	7
	5.3.15	NRST input characteristics	6
	5.3.14	I/O port characteristics	2
	5.3.13	I/O current injection characteristics	1
	6.1 6.2 6.3 6.4	5.3.14 5.3.15 5.3.16 5.3.17 5.3.18 5.3.19 5.3.20 5.3.21 Package info 6.1 LQFP6 6.2 LQFP4 6.3 LQFP3 6.4 Therma 6.4.1	5.3.14       I/O port characteristics       66         5.3.15       NRST input characteristics       66         5.3.16       Analog switch booster       66         5.3.17       Analog-to-digital converter characteristics       66         5.3.18       Temperature sensor characteristics       76         5.3.19       V <sub>BAT</sub> monitoring characteristics       76         5.3.20       Timer characteristics       76         5.3.21       Characteristics of communication interfaces       73         Package information       87         6.1       LQFP64 package information       87         6.2       LQFP48 package information       84         6.3       LQFP32 package information       87         6.4       Thermal characteristics       90



STM32G070CB/KB/RB List of tables

# List of tables

Table 1	CTM22C070CD/VD/DD family daying factures and narinbard accept	40
Table 1.	STM32G070CB/KB/RB family device features and peripheral counts	
Table 2. Table 3.	Access status versus readout protection level and execution modes	
Table 3. Table 4.	Temperature sensor calibration values	
Table 4. Table 5.	Internal voltage reference calibration values	
Table 5. Table 6.	Timer feature comparison	
Table 6. Table 7.	I <sup>2</sup> C implementation	
Table 7.	·	
	USART implementation	
Table 9. Table 10.	SPI/I2S implementation	
Table 10. Table 11.	·	
	Pin assignment and description	
Table 12.	Port A alternate function mapping	
Table 13.	Port B alternate function mapping	
Table 14.	Port C alternate function mapping	
Table 15.	Port D alternate function mapping	
Table 16.	Port F alternate function mapping	
Table 17.	Voltage characteristics	
Table 18.	Thermal characteristics	
Table 19.		
Table 20.	General operating conditions	
Table 21.	Embedded reset and power control block characteristics.	
Table 22.	·	
Table 23.	Embedded internal voltage reference	44
Table 24.	at different die temperatures	16
Table 25		
Table 25.	Current consumption in Step and Low-power sleep modes	
Table 26.	Current consumption in Stop 0 mode	
Table 27.	Current consumption in Stondby mode	
Table 28.	Current consumption in Standby mode	
Table 29.	Current consumption of parishards	
Table 30.	Current consumption of peripherals	
Table 31.	Low-power mode wakeup times	
Table 32. Table 33.	Regulator mode transition times	
Table 33. Table 34.	High-speed external user clock characteristics	
Table 34. Table 35.	Low-speed external user clock characteristics	
Table 35.	HSE oscillator characteristics	
Table 36.	HSI16 oscillator characteristics	
Table 37.	LSI oscillator characteristics	
Table 36.	PLL characteristics	
Table 39.	Flash memory characteristics	
Table 40.	Flash memory endurance and data retention	
Table 41. Table 42.	EMS characteristics	
Table 42. Table 43.	EMI characteristics	
Table 43. Table 44.	ESD absolute maximum ratings	
Table 44. Table 45.	Electrical sensitivity	
Table 45. Table 46.	I/O current injection susceptibility	
Table 46. Table 47.	I/O static characteristics	
1 abic 41.	I/O static characteristics	υZ



DS12766 Rev 2 5/93

### List of tables STM32G070CB/KB/RB

Table 48.	Output voltage characteristics	64
Table 49.	I/O AC characteristics	
Table 50.	NRST pin characteristics	66
Table 51.	Analog switch booster characteristics	67
Table 52.	ADC characteristics	67
Table 53.	Maximum ADC R <sub>AIN</sub>	69
Table 54.	ADC accuracy	70
Table 55.	TS characteristics	72
Table 56.	V <sub>BAT</sub> monitoring characteristics	72
Table 57.	V <sub>BAT</sub> charging characteristics	72
Table 58.	TIMx characteristics	73
Table 59.	IWDG min/max timeout period at 32 kHz LSI clock	73
Table 60.	Minimum I2CCLK frequency	74
Table 61.	I2C analog filter characteristics	74
Table 62.	SPI characteristics	75
Table 63.	I <sup>2</sup> S characteristics	77
Table 64.	USART characteristics	79
Table 65.	LQFP64 package mechanical data	81
Table 66.	LQFP48 mechanical data	84
Table 67.	LQFP32 mechanical data	87
Table 68.	Package thermal characteristics	90
Table 69.	Document revision history	92



STM32G070CB/KB/RB List of figures

# **List of figures**

Figure 1.	Block diagram
Figure 2.	Power supply overview
Figure 3.	STM32G070RxT LQFP64 pinout
Figure 4.	STM32G070CxT LQFP48 pinout
Figure 5.	STM32G070KxT LQFP32 pinout
Figure 6.	Pin loading conditions40
Figure 7.	Pin input voltage
Figure 8.	Power supply scheme
Figure 9.	Current consumption measurement scheme
Figure 10.	V <sub>REFINT</sub> vs. temperature
Figure 11.	High-speed external clock source AC timing diagram
Figure 12.	Low-speed external clock source AC timing diagram53
Figure 13.	Typical application with an 8 MHz crystal
Figure 14.	Typical application with a 32.768 kHz crystal
Figure 15.	I/O input characteristics
Figure 16.	I/O AC characteristics definition <sup>(1)</sup>
Figure 17.	Recommended NRST pin protection
Figure 18.	ADC accuracy characteristics
Figure 19.	Typical connection diagram using the ADC
Figure 20.	SPI timing diagram - slave mode and CPHA = 0
Figure 21.	SPI timing diagram - slave mode and CPHA = 1
Figure 22.	SPI timing diagram - master mode
Figure 23.	I <sup>2</sup> S slave timing diagram (Philips protocol)
Figure 24.	I <sup>2</sup> S master timing diagram (Philips protocol)
Figure 25.	LQFP64 package outline
Figure 26.	Recommended footprint for LQFP64 package
Figure 27.	LQFP64 package marking example
Figure 28.	LQFP48 package outline
Figure 29.	Recommended footprint for LQFP48 package
Figure 30.	LQFP48 package marking example
Figure 31.	LQFP32 package outline
Figure 32.	Recommended footprint for LQFP32 package
Figure 33.	LQFP32 package marking example



DS12766 Rev 2 7/93

Introduction STM32G070CB/KB/RB

### 1 Introduction

This document provides information on STM32G070CB/KB/RB microcontrollers, such as description, functional overview, pin assignment and definition, electrical characteristics, packaging, and ordering codes.

Information on memory mapping and control registers is object of reference manual. Information on Arm<sup>®</sup>(a) Cortex<sup>®</sup>-M0+ core is available from the www.arm.com website.



a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

STM32G070CB/KB/RB Description

### 2 Description

The STM32G070CB/KB/RB mainstream microcontrollers are based on high-performance Arm<sup>®</sup> Cortex<sup>®</sup>-M0+ 32-bit RISC core operating at up to 64 MHz frequency. Offering a high level of integration, they are suitable for a wide range of applications in consumer, industrial and appliance domains and ready for the Internet of Things (IoT) solutions.

The devices incorporate a memory protection unit (MPU), high-speed embedded memories (128 Kbytes of Flash program memory with read protection, write protection, and 36 Kbytes of SRAM), DMA and an extensive range of system functions, enhanced I/Os and peripherals. The devices offer standard communication interfaces (two I<sup>2</sup>Cs, two SPIs / one I<sup>2</sup>S, and four USARTs), one 12-bit ADC (2.5 MSps) with up to 19 channels, a low-power RTC, an advanced control PWM timer, five general-purpose 16-bit timers, two basic timers, two watchdog timers, and a SysTick timer.

The devices operate within ambient temperatures from -40 to 85°C. They can operate with supply voltages from 2.0 V to 3.6 V. Optimized dynamic consumption combined with a comprehensive set of power-saving modes allows the design of low-power applications.

VBAT direct battery input allows keeping RTC and backup registers powered.

The devices come in packages with 32 to 64 pins.



DS12766 Rev 2 9/93

Downloaded from **Arrow.com**.

Description STM32G070CB/KB/RB

Table 1. STM32G070CB/KB/RB family device features and peripheral counts

	Peripheral	STM32G070KB	STM32G070CB	STM32G070RB		
Flash memory (Kbyte)		128				
	SRAM (Kbyte)	32 (v	vith parity) or 36 (without pa	arity)		
	Advanced control		1 (16-bit)			
ω,	General-purpose					
Timers	Basic					
=	SysTick		1			
	Watchdog		2			
	SPI [I <sup>2</sup> S] <sup>(1)</sup>		2 [1]			
m. ces	I <sup>2</sup> C		2			
Comm. interfaces	USART	4				
	RTC		Yes			
	RNG <sup>(2)</sup>	No				
	AES <sup>(2)</sup>	No				
	Tamper pins	2				
	GPIOs	29	43	59		
	Wakeup pins	4	4	5		
12-bit ADC channels				16 ext. + 3 int.		
Max. CPU frequency		64 MHz				
Operating voltage		2.0 - 3.6 V				
Operating temperature		Ambient: -40 to 85 °C Junction: -40 to 105 °C				
	Number of pins	32	48	64		

<sup>1.</sup> The numbers in brackets denote the count of SPI interfaces configurable as  $I^2S$  interface.

<sup>2.</sup> RNG: Random number generator, AES: Advanced Encryption Standard

STM32G070CB/KB/RB Description




Figure 1. Block diagram



#### **Functional overview** 3

#### Arm® Cortex®-M0+ core with MPU 3.1

The Cortex-M0+ is an entry-level 32-bit Arm Cortex processor designed for a broad range of embedded applications. It offers significant benefits to developers, including:

- a simple architecture, easy to learn and program
- ultra-low power, energy-efficient operation
- excellent code density
- deterministic, high-performance interrupt handling
- upward compatibility with Cortex-M processor family
- platform security robustness, with integrated Memory Protection Unit (MPU).

The Cortex-M0+ processor is built on a highly area- and power-optimized 32-bit core, with a 2-stage pipeline Von Neumann architecture. The processor delivers exceptional energy efficiency through a small but powerful instruction set and extensively optimized design. providing high-end processing hardware including a single-cycle multiplier.

The Cortex-M0+ processor provides the exceptional performance expected of a modern 32-bit architecture, with a higher code density than other 8-bit and 16-bit microcontrollers.

Owing to embedded Arm core, the STM32G070CB/KB/RB devices are compatible with Arm tools and software.

The Cortex-M0+ is tightly coupled with a nested vectored interrupt controller (NVIC) described in Section 3.13.1.

#### 3.2 Memory protection unit

The memory protection unit (MPU) is used to manage the CPU accesses to memory to prevent one task to accidentally corrupt the memory or resources used by any other active task.

The MPU is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (realtime operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting, based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.

#### 3.3 Embedded Flash memory

STM32G070CB/KB/RB devices feature 128 Kbytes of embedded Flash memory available for storing code and data.

Flexible protections can be configured thanks to option bytes:

Readout protection (RDP) to protect the whole memory. Three levels are available:

- Level 0: no readout protection
- Level 1: memory readout protection: the Flash memory cannot be read from or written to if either debug features are connected, boot in RAM or bootloader is selected
- Level 2: chip readout protection: debug features (Cortex-M0+ serial wire), boot in RAM and bootloader selection are disabled. This selection is irreversible.

Table 2. Access status versus readout protection level and execution modes

Area	Protection level	User execution		Debug, boot from RAM or boot from system memory (loader)			
		Read	Write	Erase	Read	Write	Erase
User	1	Yes	Yes	Yes	No	No	No
memory	2	Yes	Yes	Yes	N/A	N/A	N/A
System	1	Yes	No	No	Yes	No	No
memory	2	Yes	No	No	N/A	N/A	N/A
Option	1	Yes	Yes	Yes	Yes	Yes	Yes
bytes	2	Yes	No	No	N/A	N/A	N/A
Backup	1	Yes	Yes	N/A <sup>(1)</sup>	No	No	N/A <sup>(1)</sup>
registers	2	Yes	Yes	N/A	N/A	N/A	N/A

<sup>1.</sup> Erased upon RDP change from Level 1 to Level 0.

• Write protection (WRP): the protected area is protected against erasing and programming. Two areas per bank can be selected, with 2-Kbyte granularity.

The whole non-volatile memory embeds the error correction code (ECC) feature supporting:

- single error detection and correction
- double error detection
- readout of the ECC fail address from the ECC register

#### 3.4 Embedded SRAM

STM32G070CB/KB/RB devices have 32 Kbytes of embedded SRAM with parity. Hardware parity check allows memory data errors to be detected, which contributes to increasing functional safety of applications.

When the parity protection is not required because the application is not safety-critical, the parity memory bits can be used as additional SRAM, to increase its total size to 36 Kbytes.

The memory can be read/write-accessed at CPU clock speed, with 0 wait states.



DS12766 Rev 2 13/93

Functional overview STM32G070CB/KB/RB

### 3.5 Boot modes

At startup, the boot pin and boot selector option bit are used to select one of the three boot options:

- boot from User Flash memory
- boot from System memory
- boot from embedded SRAM

The boot pin is shared with a standard GPIO and can be enabled through the boot selector option bit. The boot loader is located in System memory. It manages the Flash memory reprogramming through USART on pins PA9/PA10, PC10/PC11 or PA2/PA3, through I<sup>2</sup>C-bus on pins PB6/PB7 or PB10/PB11, or through SPI on pins PA4/PA5/PA6/PA7 or PB12/PB13/PB14/PB15.

### 3.6 Cyclic redundancy check calculation unit (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link time and stored at a given memory location.

### 3.7 Power supply management

### 3.7.1 Power supply schemes

The STM32G070CB/KB/RB devices require a 2.0 V to 3.6 V operating supply voltage (V<sub>DD</sub>). Several different power supplies are provided to specific peripherals:

- V<sub>DD</sub> = 2.0 to 3.6 V
  - $V_{DD}$  is the external power supply for the internal regulator and the system analog such as reset, power management and internal clocks. It is provided externally through VDD/VDDA pin.
- $V_{DDA} = 2.0 \text{ V to } 3.6 \text{ V}$ 
  - $V_{DDA}$  is the analog power supply for the A/D converter.  $V_{DDA}$  voltage level is identical to  $V_{DD}$  voltage as it is provided externally through VDD/VDDA pin.
- $V_{DDIO1} = V_{DD}$ 
  - $V_{DDIO1}$  is the power supply for the I/Os.  $V_{DDIO1}$  voltage level is identical to  $V_{DD}$  voltage as it is provided externally through VDD/VDDA pin.
- V<sub>BAT</sub> = 1.55 V to 3.6 V. V<sub>BAT</sub> is the power supply (through a power switch) for RTC, TAMP, low-speed external 32.768 kHz oscillator and backup registers when V<sub>DD</sub> is not present. V<sub>BAT</sub> is provided externally through VBAT pin. When this pin is not available on the package, VBAT bonding pad is internally bonded to the VDD/VDDA pin.
- V<sub>REF+</sub> is the analog peripheral input reference voltage. When V<sub>DDA</sub> < 2 V, V<sub>REF+</sub> must be equal to V<sub>DDA</sub>. When V<sub>DDA</sub> ≥ 2 V, V<sub>REF+</sub> must be between 2 V and V<sub>DDA</sub>. It can be grounded when the analog peripherals using V<sub>REF+</sub> are not active.



 $V_{REF+}$  is delivered through VREF+ pin. On packages without VREF+ pin,  $V_{REF+}$  is internally connected with  $V_{DD}$ , and the internal voltage reference buffer must be kept disabled (refer to datasheets for package pinout description).

#### VCORE

An embedded linear voltage regulator is used to supply the  $V_{CORE}$  internal digital power.  $V_{CORE}$  is the power supply for digital peripherals, SRAM and Flash memory. The Flash memory is also supplied with  $V_{DD}$ .




Figure 2. Power supply overview

### 3.7.2 Power supply supervisor

The device has an integrated power-on/power-down (POR/PDR) reset active in all power modes and ensuring proper operation upon power-on and power-down. It maintains the device in reset when the supply voltage is below  $V_{POR/PDR}$  threshold, without the need for an external reset circuit.

#### 3.7.3 Voltage regulator

Two embedded linear voltage regulators, main regulator (MR) and low-power regulator (LPR), supply most of digital circuitry in the device.

The MR is used in Run and Sleep modes. The LPR is used in Low-power run, Low-power sleep and Stop modes.

In Standby mode, both regulators are powered down and their outputs set in high-impedance state, such as to bring their current consumption close to zero.



DS12766 Rev 2 15/93

Functional overview STM32G070CB/KB/RB

#### 3.7.4 Low-power modes

By default, the microcontroller is in Run mode after system or power reset. It is up to the user to select one of the low-power modes described below:

#### Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

#### Low-power run mode

This mode is achieved with  $V_{CORE}$  supplied by the low-power regulator to minimize the regulator's operating current. The code can be executed from SRAM or from Flash, and the CPU frequency is limited to 2 MHz. The peripherals with independent clock can be clocked by HSI16.

#### • Low-power sleep mode

This mode is entered from the low-power run mode. Only the CPU clock is stopped. When wakeup is triggered by an event or an interrupt, the system reverts to the Low-power run mode.

#### • Stop 0 and Stop 1 modes

In Stop 0 and Stop 1 modes, the device achieves the lowest power consumption while retaining the SRAM and register contents. All clocks in the  $V_{CORE}$  domain are stopped. The PLL, as well as the HSI16 RC oscillator and the HSE crystal oscillator are disabled. The LSE or LSI keep running. The RTC can remain active (Stop mode with RTC, Stop mode without RTC).

Some peripherals with wakeup capability can enable the HSI16 RC during Stop mode, so as to get clock for processing the wakeup event. The main regulator remains active in Stop 0 mode while it is turned off in Stop 1 mode.

#### Standby mode

The Standby mode is used to achieve the lowest power consumption, with POR/PDR always active in this mode. The main regulator is switched off to power down  $V_{CORE}$  domain. The low-power regulator is switched off. The PLL, as well as the HSI16 RC oscillator and the HSE crystal oscillator are also powered down. The RTC can remain active (Standby mode with RTC, Standby mode without RTC).

For each I/O, the software can determine whether a pull-up, a pull-down or no resistor shall be applied to that I/O during Standby mode.

Upon entering Standby mode, register contents are lost except for registers in the RTC domain and standby circuitry.

The device exits Standby mode upon external reset event (NRST pin), IWDG reset event, wakeup event (WKUP pin, configurable rising or falling edge) or RTC event (alarm, periodic wakeup, timestamp, tamper), or when a failure is detected on LSE (CSS on LSE).

#### 3.7.5 Reset mode

During and upon exiting reset, the schmitt triggers of I/Os are disabled so as to reduce power consumption. In addition, when the reset source is internal, the built-in pull-up resistor on NRST pin is deactivated.



#### 3.7.6 VBAT operation

The V<sub>BAT</sub> power domain, consuming very little energy, includes RTC, and LSE oscillator and backup registers.

In VBAT mode, the RTC domain is supplied from VBAT pin. The power source can be, for example, an external battery or an external supercapacitor. Two anti-tamper detection pins are available.

The RTC domain can also be supplied from VDD/VDDA pin.

By means of a built-in switch, an internal voltage supervisor allows automatic switching of RTC domain powering between  $V_{DD}$  and voltage from VBAT pin to ensure that the supply voltage of the RTC domain ( $V_{BAT}$ ) remains within valid operating conditions. If both voltages are valid, the RTC domain is supplied from VDD/VDDA pin.

An internal circuit for charging the battery on VBAT pin can be activated if the  $V_{DD}$  voltage is within a valid range.

Note: External interrupts and RTC alarm/events cannot cause the microcontroller to exit the VBAT mode, as in that mode the  $V_{DD}$  is not within a valid range.

### 3.8 Interconnect of peripherals

Several peripherals have direct connections between them. This allows autonomous communication between peripherals, saving CPU resources thus power supply consumption. In addition, these hardware connections allow fast and predictable latency.

Depending on peripherals, these interconnections can operate in Run, Sleep and Stop modes.

power sleep -ow-power run Interconnect Interconnect source Interconnect action destination Υ TIMx Timer synchronization or chaining Υ Υ Υ **ADCx** Conversion triggers TIMx DMA Memory-to-memory transfer trigger Υ Υ TIM1 Υ Υ **ADCx** Timer triggered by analog watchdog TIM16 Timer input channel from RTC events Υ Υ **RTC** All clocks sources (internal Clock source used as input channel for Υ TIM14,16,17 Υ and external) RC measurement and trimming **CSS** RAM (parity error) TIM1,15,16,17 Timer break Υ Υ Flash memory (ECC error)

Table 3. Interconnect of STM32G070CB/KB/RB peripherals

5

DS12766 Rev 2 17/93

Functional overview STM32G070CB/KB/RB

Low-power sleep Low-power run Stop Run Interconnect Interconnect source Interconnect action destination CPU (hard fault) TIM1,15,16,17 Timer break Υ Υ TIMx External trigger **GPIO** ADC Conversion external trigger Υ Υ

Table 3. Interconnect of STM32G070CB/KB/RB peripherals (continued)

### 3.9 Clocks and startup

The clock controller distributes the clocks coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness. It features:

- Clock prescaler: to get the best trade-off between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler
- **Safe clock switching:** clock sources can be changed safely on the fly in run mode through a configuration register.
- **Clock management:** to reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- System clock source: three different sources can deliver SYSCLK system clock:
  - 4-48 MHz high-speed oscillator with external crystal or ceramic resonator (HSE). It can supply clock to system PLL. The HSE can also be configured in bypass mode for an external clock.
  - 16 MHz high-speed internal RC oscillator (HSI16), trimmable by software. It can supply clock to system PLL.
  - System PLL with maximum output frequency of 64 MHz. It can be fed with HSE or HSI16 clocks.
- Auxiliary clock source: two ultra-low-power clock sources for the real-time clock (RTC):
  - 32.768 kHz low-speed oscillator with external crystal (LSE), supporting four drive capability modes. The LSE can also be configured in bypass mode for using an external clock.
  - 32 kHz low-speed internal RC oscillator (LSI) with ±5% accuracy, also used to clock an independent watchdog.
- **Peripheral clock sources:** several peripherals (I2S, USARTs, I2Cs, ADC) have their own clock independent of the system clock.
- Clock security system (CSS): in the event of HSE clock failure, the system clock is automatically switched to HSI16 and, if enabled, a software interrupt is generated. LSE

clock failure can also be detected and generate an interrupt. The CCS feature can be enabled by software.

- · Clock output:
  - MCO (microcontroller clock output) provides one of the internal clocks for external use by the application
  - LSCO (low speed clock output) provides LSI or LSE in all low-power modes (except in VBAT operation).

Several prescalers allow the application to configure AHB and APB domain clock frequencies, 64 MHz at maximum.

### 3.10 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function (AF). Most of the GPIO pins are shared with special digital or analog functions.

Through a specific sequence, this special function configuration of I/Os can be locked, such as to avoid spurious writing to I/O control registers.

### 3.11 Direct memory access controller (DMA)

The direct memory access (DMA) controller is a bus master and system peripheral with single-AHB architecture.

With 7 channels, it performs data transfers between memory-mapped peripherals and/or memories, to offload the CPU.

Each channel is dedicated to managing memory access requests from one or more peripherals. The unit includes an arbiter for handling the priority between DMA requests.

Main features of the DMA controller:

- Single-AHB master
- Peripheral-to-memory, memory-to-peripheral, memory-to-memory and peripheral-to-peripheral data transfers
- Access, as source and destination, to on-chip memory-mapped devices such as Flash memory, SRAM, and AHB and APB peripherals
- All DMA channels independently configurable:
  - Each channel is associated either with a DMA request signal coming from a peripheral, or with a software trigger in memory-to-memory transfers. This configuration is done by software.
  - Priority between the requests is programmable by software (four levels per channel: very high, high, medium, low) and by hardware in case of equality (such as request to channel 1 has priority over request to channel 2).
  - Transfer size of source and destination are independent (byte, half-word, word), emulating packing and unpacking. Source and destination addresses must be aligned on the data size.
  - Support of transfers from/to peripherals to/from memory with circular buffer management



DS12766 Rev 2 19/93

- Programmable number of data to be transferred: 0 to 2<sup>16</sup> 1
- Generation of an interrupt request per channel. Each interrupt request originates from any of the three DMA events: transfer complete, half transfer, or transfer error.

#### 3.12 DMA request multiplexer (DMAMUX)

The DMAMUX request multiplexer enables routing a DMA request line between the peripherals and the DMA controller. Each channel selects a unique DMA request line. unconditionally or synchronously with events from its DMAMUX synchronization inputs. DMAMUX may also be used as a DMA request generator from programmable events on its input trigger signals.

#### 3.13 Interrupts and events

The device flexibly manages events causing interrupts of linear program execution, called exceptions. The Cortex-M0+ processor core, a nested vectored interrupt controller (NVIC) and an extended interrupt/event controller (EXTI) are the assets contributing to handling the exceptions. Exceptions include core-internal events such as, for example, a division by zero and, core-external events such as logical level changes on physical lines. Exceptions result in interrupting the program flow, executing an interrupt service routine (ISR) then resuming the original program flow.

The processor context (contents of program pointer and status registers) is stacked upon program interrupt and unstacked upon program resume, by hardware. This avoids context stacking and unstacking in the interrupt service routines (ISRs) by software, thus saving time, code and power. The ability to abandon and restart load-multiple and store-multiple operations significantly increases the device's responsiveness in processing exceptions.

#### 3.13.1 **Nested vectored interrupt controller (NVIC)**

The configurable nested vectored interrupt controller is tightly coupled with the core. It handles physical line events associated with a non-maskable interrupt (NMI) and maskable interrupts, and Cortex-M0+ exceptions. It provides flexible priority management.

The tight coupling of the processor core with NVIC significantly reduces the latency between interrupt events and start of corresponding interrupt service routines (ISRs). The ISR vectors are listed in a vector table, stored in the NVIC at a base address. The vector address of an ISR to execute is hardware-built from the vector table base address and the ISR order number used as offset.

If a higher-priority interrupt event happens while a lower-priority interrupt event occurring just before is waiting for being served, the later-arriving higher-priority interrupt event is served first. Another optimization is called tail-chaining. Upon a return from a higher-priority ISR then start of a pending lower-priority ISR, the unnecessary processor context unstacking and stacking is skipped. This reduces latency and contributes to power efficiency.



Features of the NVIC:

- Low-latency interrupt processing
- 4 priority levels
- Handling of a non-maskable interrupt (NMI)
- Handling of 32 maskable interrupt lines
- Handling of 10 Cortex-M0+ exceptions
- Later-arriving higher-priority interrupt processed first
- Tail-chaining
- Interrupt vector retrieval by hardware

#### 3.13.2 Extended interrupt/event controller (EXTI)

The extended interrupt/event controller adds flexibility in handling physical line events and allows identifying wake-up events at processor wakeup from Stop mode.

The EXTI controller has a number of channels, of which some with rising, falling or rising, and falling edge detector capability. Any GPIO and a few peripheral signals can be connected to these channels.

The channels can be independently masked.

The EXTI controller can capture pulses shorter than the internal clock period.

A register in the EXTI controller latches every event even in Stop mode, which allows the software to identify the origin of the processor's wake-up from Stop mode or, to identify the GPIO and the edge event having caused an interrupt.

### 3.14 Analog-to-digital converter (ADC)

A native 12-bit analog-to-digital converter is embedded into STM32G070CB/KB/RB devices. It can be extended to 16-bit resolution through hardware oversampling. The ADC has up to 16 external channels and 3 internal channels (temperature sensor, voltage reference,  $V_{\rm BAT}$  monitoring). It performs conversions in single-shot or scan mode. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC frequency is independent from the CPU frequency, allowing maximum sampling rate of ~2 MSps even with a low CPU speed. An auto-shutdown function guarantees that the ADC is powered off except during the active conversion phase.

The ADC can be served by the DMA controller. It can operate in the whole  $V_{\mbox{\scriptsize DD}}$  supply range.

The ADC features a hardware oversampler up to 256 samples, improving the resolution to 16 bits (refer to AN2668).

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all scanned channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) can be internally connected to the ADC start triggers, to allow the application to synchronize A/D conversions with timers.



DS12766 Rev 2 21/93

Downloaded from Arrow.com.

#### 3.14.1 Temperature sensor

The temperature sensor (TS) generates a voltage V<sub>TS</sub> that varies linearly with temperature.

The temperature sensor is internally connected to an ADC input to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor may vary from part to part due to process variation, the uncalibrated internal temperature sensor is suitable only for relative temperature measurements.

To improve the accuracy of the temperature sensor, each part is individually factorycalibrated by ST. The resulting calibration data are stored in the part's engineering bytes, accessible in read-only mode.

Calibration value name Description **Memory address** TS ADC raw data acquired at a TS CAL1 temperature of 30 °C (± 5 °C), 0x1FFF 75A8 - 0x1FFF 75A9  $V_{DDA} = V_{REF+} = 3.0 \text{ V (± 10 mV)}$ 

Table 4. Temperature sensor calibration values

#### 3.14.2 Internal voltage reference (V<sub>REFINT</sub>)

The internal voltage reference (V<sub>RFFINT</sub>) provides a stable (bandgap) voltage output for the ADC. V<sub>RFFINT</sub> is internally connected to an ADC input. The V<sub>RFFINT</sub> voltage is individually precisely measured for each part by ST during production test and stored in the part's engineering bytes. It is accessible in read-only mode.

ranco or mornar consignor or o					
Calibration value name	Description	Memory address			
V <sub>REFINT</sub>	Raw data acquired at a temperature of 30 °C (± 5 °C), V <sub>DDA</sub> = V <sub>REF+</sub> = 3.0 V (± 10 mV)	0x1FFF 75AA - 0x1FFF 75AB			

Table 5. Internal voltage reference calibration values

#### V<sub>BAT</sub> battery voltage monitoring 3.14.3

This embedded hardware feature allows the application to measure the V<sub>BAT</sub> battery voltage using an internal ADC input. As the V<sub>BAT</sub> voltage may be higher than V<sub>DDA</sub> and thus outside the ADC input range, the VBAT pin is internally connected to a bridge divider by three. As a consequence, the converted digital value is one third the  $V_{\text{BAT}}$  voltage.

#### 3.15 Timers and watchdogs

Downloaded from Arrow.com.

The device includes an advanced-control timer, five general-purpose timers, two basic timers, two low-power timers, two watchdog timers and a SysTick timer. Table 6 compares features of the advanced-control, general-purpose and basic timers.

Maximum **DMA** Capture/ Comple-Counter Counter **Prescaler** Timer type Timer operating request compare mentary resolution factor type frequency generation channels outputs Advanced-Up, down, Integer from TIM1 16-bit 64 MHz 4 3 Yes 1 to 2<sup>16</sup> control up/down Up, down, Integer from TIM3 16-bit 64 MHz 4 Yes 1 to 2<sup>16</sup> up/down Integer from TIM14 16-bit 64 MHz 1 Up No 1 to 2<sup>16</sup> Integer from General-TIM15 16-bit 64 MHz 2 1 Up Yes 1 to 2<sup>16</sup> purpose TIM16 Integer from 64 MHz 1 1 16-bit Up Yes 1 to 2<sup>16</sup> TIM17 TIM6 Integer from 64 MHz 16-bit Up Basic Yes 1 to 2<sup>16</sup> TIM7

Table 6. Timer feature comparison

#### 3.15.1 Advanced-control timer (TIM1)

The advanced-control timer can be seen as a three-phase PWM unit multiplexed on 6 channels. It has complementary PWM outputs with programmable inserted dead-times. It can also be seen as a complete general-purpose timer. The four independent channels can be used for:

- input capture
- output compare
- PWM output (edge or center-aligned modes) with full modulation capability (0-100%)
- one-pulse mode output

In debug mode, the advanced-control timer counter can be frozen and the PWM outputs disabled, so as to turn off any power switches driven by these outputs.

Many features are shared with those of the general-purpose TIMx timers (described in Section 3.15.2) using the same architecture, so the advanced-control timers can work together with the TIMx timers via the Timer Link feature for synchronization or event chaining.

#### 3.15.2 General-purpose timers (TIM3, 14, 15, 16, 17)

There are five synchronizable general-purpose timers embedded in the device (refer to *Table 6* for comparison). Each general-purpose timer can be used to generate PWM outputs or act as a simple timebase.

TIM3

This is a full-featured general-purpose timer with 16-bit auto-reload up/downcounter and 16-bit prescaler.

It has four independent channels for input capture/output compare, PWM or one-pulse mode output. It can operate in combination with other general-purpose timers via the Timer Link feature for synchronization or event chaining. It can generate independent



DS12766 Rev 2 23/93

Functional overview STM32G070CB/KB/RB

DMA request and support quadrature encoders. Its counter can be frozen in debug mode.

TIM14

This timer is based on a 16-bit auto-reload upcounter and a 16-bit prescaler. It has one channel for input capture/output compare, PWM output or one-pulse mode output. Its counter can be frozen in debug mode.

TIM15, TIM16, TIM17

These are general-purpose timers featuring:

- 16-bit auto-reload upcounter and 16-bit prescaler
- 2 channels and 1 complementary channel for TIM15
- 1 channel and 1 complementary channel for TIM16 and TIM17

All channels can be used for input capture/output compare, PWM or one-pulse mode output. The timers can operate together via the Timer Link feature for synchronization or event chaining. They can generate independent DMA request. Their counters can be frozen in debug mode.

### 3.15.3 Basic timers (TIM6 and TIM7)

These timers can be used as generic 16-bit timebases.

### 3.15.4 Independent watchdog (IWDG)

The independent watchdog is based on an 8-bit prescaler and 12-bit downcounter with user-defined refresh window. It is clocked from an independent 32 kHz internal RC (LSI). Independent of the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes. Its counter can be frozen in debug mode.

#### 3.15.5 System window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked by the system clock. It has an early-warning interrupt capability. Its counter can be frozen in debug mode.

### 3.15.6 SysTick timer

This timer is dedicated to real-time operating systems, but it can also be used as a standard down counter.

Features of SysTick timer:

- 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

**577** 

### 3.16 Real-time clock (RTC), tamper (TAMP) and backup registers

The device embeds an RTC and five 32-bit backup registers, located in the RTC domain of the silicon die.

The ways of powering the RTC domain are described in Section 3.7.6.

The RTC is an independent BCD timer/counter.

#### Features of the RTC:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format
- Automatic correction for 28, 29 (leap year), 30, and 31 days of the month
- Programmable alarm
- On-the-fly correction from 1 to 32767 RTC clock pulses, usable for synchronization with a master clock
- Reference clock detection a more precise second-source clock (50 or 60 Hz) can be used to improve the calendar precision
- Digital calibration circuit with 0.95 ppm resolution, to compensate for quartz crystal inaccuracy
- Two anti-tamper detection pins with programmable filter
- Timestamp feature to save a calendar snapshot, triggered by an event on the timestamp pin or a tamper event, or by switching to VBAT mode
- 17-bit auto-reload wakeup timer (WUT) for periodic events, with programmable resolution and period
- Multiple clock sources and references:
  - A 32.768 kHz external crystal (LSE)
  - An external resonator or oscillator (LSE)
  - The internal low-power RC oscillator (LSI, with typical frequency of 32 kHz)
  - The high-speed external clock (HSE) divided by 32

When clocked by LSE, the RTC operates in VBAT mode and in all low-power modes. When clocked by LSI, the RTC does not operate in VBAT mode, but it does in low-power modes.

All RTC events (Alarm, WakeUp Timer, Timestamp or Tamper) can generate an interrupt and wake the device up from the low-power modes.

The backup registers allow keeping 20 bytes of user application data in the event of  $V_{DD}$  failure, if a valid backup supply voltage is provided on VBAT pin. They are not affected by the system reset, power reset, and upon the device's wakeup from Standby mode.

### 3.17 Inter-integrated circuit interface (I2C)

The device embeds two I2C peripherals. Refer to *Table 7* for the features.

The I<sup>2</sup>C-bus interface handles communication between the microcontroller and the serial I<sup>2</sup>C-bus. It controls all I<sup>2</sup>C-bus-specific sequencing, protocol, arbitration and timing.

DS12766 Rev 2 25/93

Functional overview STM32G070CB/KB/RB

Features of the I2C peripheral:

- I<sup>2</sup>C-bus specification and user manual rev. 5 compatibility:
  - Slave and master modes, multimaster capability
  - Standard-mode (Sm), with a bitrate up to 100 kbit/s
  - Fast-mode (Fm), with a bitrate up to 400 kbit/s
  - Fast-mode Plus (Fm+), with a bitrate up to 1 Mbit/s and extra output drive I/Os
  - 7-bit and 10-bit addressing mode, multiple 7-bit slave addresses
  - Programmable setup and hold times
  - Clock stretching
- SMBus specification rev 3.0 compatibility:
  - Hardware PEC (packet error checking) generation and verification with ACK control
  - Command and data acknowledge control
  - Address resolution protocol (ARP) support
  - Host and Device support
  - SMBus alert
  - Timeouts and idle condition detection
- PMBus rev 1.3 standard compatibility
- Independent clock: a choice of independent clock sources allowing the I2C communication speed to be independent of the PCLK reprogramming
- · Wakeup from Stop mode on address match
- · Programmable analog and digital noise filters
- 1-byte buffer with DMA capability

Table 7. I<sup>2</sup>C implementation

I <sup>2</sup> C features <sup>(1)</sup>	I2C1	I2C2
Standard mode (up to 100 kbit/s)	Х	Х
Fast mode (up to 400 kbit/s)	Х	Х
Fast Mode Plus (up to 1 Mbit/s) with extra output drive I/Os	Х	Х
Programmable analog and digital noise filters	Х	Х
SMBus/PMBus hardware support	Х	-
Independent clock	Х	-
Wakeup from Stop mode on address match	Х	-

<sup>1.</sup> X: supported

# 3.18 Universal synchronous/asynchronous receiver transmitter (USART)

The device embeds universal synchronous/asynchronous receivers/transmitters (USART1, USART2, USART3, USART4) that communicate at speeds of up to 8 Mbit/s.

They provide hardware management of the CTS, RTS and RS485 DE signals, multiprocessor communication mode, master synchronous communication and single-wire



half-duplex communication mode. Some can also support SmartCard communication (ISO 7816), IrDA SIR ENDEC, LIN Master/Slave capability and auto baud rate feature, and have a clock domain independent of the CPU clock, which allows them to wake up the MCU from Stop mode. The wakeup events from Stop mode are programmable and can be:

- start bit detection
- any received data frame
- a specific programmed data frame

All USART interfaces can be served by the DMA controller.

**Table 8. USART implementation** 

USART modes/features <sup>(1)</sup>	USART1 USART2	USART3 USART4
Hardware flow control for modem	X	X
Continuous communication using DMA	Х	Х
Multiprocessor communication	X	Х
Synchronous mode	Х	Х
Smartcard mode	X	-
Single-wire half-duplex communication	Х	Х
IrDA SIR ENDEC block	Х	-
LIN mode	X	-
Dual clock domain and wakeup from Stop mode	Х	-
Receiver timeout interrupt	Х	-
Modbus communication	Х	-
Auto baud rate detection	Х	-
Driver Enable	Х	Х

<sup>1.</sup> X: supported

### 3.19 Serial peripheral interface (SPI)

The device contains two SPIs running at up to 32 Mbits/s in master and slave modes. It supports half-duplex, full-duplex and simplex communications. A 3-bit prescaler gives eight master mode frequencies. The frame size is configurable from 4 bits to 16 bits. The SPI peripherals support NSS pulse mode, TI mode and hardware CRC calculation.

The SPI peripherals can be served by the DMA controller.

The I<sup>2</sup>S interface mode of the SPI peripheral (if supported, see the following table) supports four different audio standards can operate as master or slave, in half-duplex communication mode. It can be configured to transfer 16 and 24 or 32 bits with 16-bit or 32-bit data resolution and synchronized by a specific signal. Audio sampling frequency from 8 kHz up to 192 kHz can be set by an 8-bit programmable linear prescaler. When operating in master mode, it can output a clock for an external audio component at 256 times the sampling frequency.



DS12766 Rev 2 27/93

Functional overview STM32G070CB/KB/RB

Table 9. SPI/I2S implementation

SPI features <sup>(1)</sup>	SPI1	SPI2
Hardware CRC calculation	Х	Х
Rx/Tx FIFO	Х	Х
NSS pulse mode	X	Х
I <sup>2</sup> S mode	Х	-
TI mode	Х	Х

<sup>1.</sup> X = supported.

### 3.20 Development support

### 3.20.1 Serial wire debug port (SW-DP)


An Arm SW-DP interface is provided to allow a serial wire debugging tool to be connected to the MCU.

### 4 Pinouts, pin description and alternate functions

Top view \_\_\_\_\_ 48 PC8 47 PA15 PC12 [ 46 PA14-BOOT0 PC13 [ 45 PA13 PC14-OSC32 IN PC15-OSC32\_OUT 44 PA12 [PA10] VBAT [ 43 PA11 [PA9] VREF+ □ 42 PA10 VDD/VDDA ☐ 41 PD9 LQFP64 VSS/VSSA [ 40 PD8 PF0-OSC IN ☐ 10 39 PC7 PF1-OSC\_OUT ☐ 11 38 PC6 NRST 🗌 37 □ PA9 PC0 🗆 13 36 PA8 PC1 🗆 14 35 PB15 34 PB14 PC2 🔲 15 33 PB13 PC3 🗌 16 17 18 19 20 20 22 22 23 24 25 26 27 26 27 30 30 33 32 33 PA0 |
PA1 |
PA2 |
PA3 |
PA4 |
PA5 |
PA6 |
PA7 |
PC6 |
PB0 |
PB1 | MSv47927V1

Figure 3. STM32G070RxT LQFP64 pinout

Figure 4. STM32G070CxT LQFP48 pinout



5

DS12766 Rev 2 29/93

Top view 32 31 30 29 28 27 26 25 24 PA13 23 PA12 [PA10] PB9 [ PC14-OSC32\_IN PC15-OSC32\_OUT 22 PA11 [PA9] VDD/VDDA 4
VSS/VSSA 5
NRST 6
PA0 7 21 PA10 20 PC6 LQFP32 19 🗖 PA9 18 🗖 PA8 PA1 17 🗖 PB2 PA2 9 PA3 110 PA4 111 PA5 12 PA6 13 PA7 14 PB0 15 MSv47929V1

Figure 5. STM32G070KxT LQFP32 pinout

Table 10. Terms and symbols used in Table 11

Col	umn	Symbol Definition								
Pin r	name	Terminal name corresponds to its by-default function at reset, unless otherwise specific parenthesis under the pin name.								
		S	Supply pin							
Pin	type	I	Input only pin							
		I/O	Input / output pin							
		FT	5 V tolerant I/O							
		TT	3.6 V tolerant I/O							
I/O str	ructure	RST Bidirectional reset pin with embedded weak pull-up resis								
		Options for TT or FT I/Os								
		_f	I/O, Fm+ capable							
		_a	I/O, with analog switch function							
		_c	I/O, with specific electrical characteristics							
		_d I/O, with specific electrical characteristics								
No	ote	Upon reset, all I/Os are set as analog inputs, unless otherwise specified.								
Pin	Alternate functions	Functions selected through GPIOx_AFR registers								
functions	Additional functions	Functions directly selected/e	nabled through peripheral registers							

57/

Table 11. Pin assignment and description

lable 11. Pin assignment and description										
Pin	Num	ber								
LQFP32	LQFP48	LQFP64	Pin name (function upon reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions		
-	1	1	PC11	I/O	FT	-	USART3_RX, USART4_RX, TIM1_CH4	-		
-	-	2	PC12	I/O	FT	-	TIM14_CH1	-		
-	1	3	PC13	I/O	FT	(1)(2)	TIM1_BKIN	TAMP_IN1,RTC_TS, RTC_OUT1,WKUP2		
-	2	4	PC14- OSC32_IN (PC14)	I/O	FT	(1)(2)	TIM1_BKIN2	OSC32_IN		
2	-	1	PC14- OSC32_IN (PC14)	I/O	FT	(1)(2)	TIM1_BKIN2	OSC32_IN,OSC_IN		
3	3	5	PC15- OSC32_OUT (PC15)	I/O	FT	(1)(2)	OSC32_EN, OSC_EN, TIM15_BKIN	OSC32_OUT		
-	4	6	VBAT	S	-	-	-	-		
-	5	7	VREF+	S	-	-	-	-		
4	6	8	VDD/VDDA	S	-	-	-	-		
5	7	9	VSS/VSSA	S	-	-	-	-		
-	8	10	PF0-OSC_IN (PF0)	I/O	FT	-	TIM14_CH1	OSC_IN		
-	9	11	PF1- OSC_OUT (PF1)	I/O	FT	1	OSC_EN, TIM15_CH1N	OSC_OUT		
6	10	12	NRST	I/O	FT	-	-	NRST		
-	-	13	PC0	I/O	FT	-	-	-		
-	-	14	PC1	I/O	FT	-	TIM15_CH1-	-		
-	-	15	PC2	I/O	FT	-	SPI2_MISO, TIM15_CH2	-		
-	-	16	PC3	I/O	FT	-	SPI2_MOSI	-		
7	11	17	PA0	I/O	FT_a	-	SPI2_SCK, USART2_CTS, USART4_TX	ADC_IN0, TAMP_IN2,WKUP1		



DS12766 Rev 2 31/93

Table 11. Pin assignment and description (continued)

Pin	Num	ber					The and description (continued	
LQFP32	LQFP48	LQFP64	Pin name (function upon reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
8	12	18	PA1	I/O	FT_a	-	SPI1_SCK/I2S1_CK, USART2_RTS_DE_CK, USART4_RX, TIM15_CH1N, I2C1_SMBA, EVENTOUT	ADC_IN1
9	13	19	PA2	I/O	FT_a	1	SPI1_MOSI/I2S1_SD, USART2_TX, TIM15_CH1	ADC_IN2, WKUP4,LSCO
10	14	20	PA3	I/O	FT_a	-	SPI2_MISO, USART2_RX, TIM15_CH2, EVENTOUT	ADC_IN3
-	15	21	PA4	I/O	TT_a	-	SPI1_NSS/I2S1_WS, SPI2_MOSI, TIM14_CH1, EVENTOUT	ADC_IN4, RTC_OUT2
11	-	1	PA4	I/O	TT_a	1	SPI1_NSS/I2S1_WS, SPI2_MOSI, TIM14_CH1, EVENTOUT	ADC_IN4, TAMP_IN1, RTC_TS, RTC_OUT1,WKUP2
12	16	22	PA5	I/O	TT_a	1	SPI1_SCK/I2S1_CK, USART3_TX, EVENTOUT	ADC_IN5
13	17	23	PA6	I/O	FT_a	1	SPI1_MISO/I2S1_MCK, TIM3_CH1, TIM1_BKIN, USART3_CTS, TIM16_CH1	ADC_IN6
14	18	24	PA7	I/O	FT_a	1	SPI1_MOSI/I2S1_SD, TIM3_CH2, TIM1_CH1N, TIM14_CH1, TIM17_CH1	ADC_IN7
-	-	25	PC4	I/O	FT_a	-	USART3_TX, USART1_TX	ADC_IN17
-	-	26	PC5	I/O	FT_a	ı	USART3_RX, USART1_RX	ADC_IN18, WKUP5
15	19	27	PB0	I/O	FT_a	(3)	SPI1_NSS/I2S1_WS, TIM3_CH3, TIM1_CH2N, USART3_RX	ADC_IN8
16	20	28	PB1	I/O	FT_a	-	TIM14_CH1, TIM3_CH4, TIM1_CH3N, USART3_RTS_DE_CK, EVENTOUT	ADC_IN9
17	21	29	PB2	I/O	FT_a	-	SPI2_MISO, USART3_TX, EVENTOUT	ADC_IN10
-	22	30	PB10	I/O	FT_fa	-	USART3_TX, SPI2_SCK, I2C2_SCL	ADC_IN11



Table 11. Pin assignment and description (continued)

Pin	Num	ber					nt and description (continued	,
LQFP32	LQFP48	LQFP64	Pin name (function upon reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
-	23	31	PB11	I/O	FT_fa	-	SPI2_MOSI, USART3_RX, I2C2_SDA	ADC_IN15
-	24	32	PB12	I/O	FT_a	-	SPI2_NSS, TIM1_BKIN, TIM15_BKIN, EVENTOUT	ADC_IN16
-	25	33	PB13	I/O	FT_f	-	SPI2_SCK, TIM1_CH1N, USART3_CTS, TIM15_CH1N, I2C2_SCL, EVENTOUT	-
-	26	34	PB14	I/O	FT_f	-	SPI2_MISO, TIM1_CH2N, USART3_RTS_DE_CK, TIM15_CH1, I2C2_SDA, EVENTOUT	-
-	27	35	PB15	I/O	FT_c	(3)	SPI2_MOSI, TIM1_CH3N, TIM15_CH1N, TIM15_CH2, EVENTOUT	RTC_REFIN
18	28	36	PA8	I/O	FT_c	(3)	MCO, SPI2_NSS, TIM1_CH1, EVENTOUT	-
19	29	37	PA9	I/O	FT_fd	(3)	MCO, USART1_TX, TIM1_CH2, SPI2_MISO, TIM15_BKIN, I2C1_SCL, EVENTOUT	-
20	30	38	PC6	I/O	FT	(3)	TIM3_CH1	-
-	31	39	PC7	I/O	FT	-	TIM3_CH2	-
-	-	40	PD8	I/O	FT	ı	USART3_TX, SPI1_SCK/I2S1_CK	-
-	-	41	PD9	I/O	FT	-	USART3_RX, SPI1_NSS/I2S1_WS, TIM1_BKIN2	-
21	32	42	PA10	I/O	FT_fd	(3)	SPI2_MOSI, USART1_RX, TIM1_CH3, TIM17_BKIN, I2C1_SDA, EVENTOUT	-
22	33	43	PA11 [PA9] <sup>(4)</sup>	I/O	FT_f	(3)	SPI1_MISO/I2S1_MCK, USART1_CTS, TIM1_CH4, TIM1_BKIN2, I2C2_SCL	-
23	34	44	PA12 [PA10] <sup>(4)</sup>	I/O	FT_f	(3)	SPI1_MOSI/I2S1_SD, USART1_RTS_DE_CK, TIM1_ETR, I2S_CKIN, I2C2_SDA	-



DS12766 Rev 2 33/93

Table 11. Pin assignment and description (continued)

Pin	Num	ber					nt and description (continued	,			
LQFP32	LQFP48	LQFP64	Pin name (function upon reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions			
24	35	45	PA13	I/O	FT	(5)	SWDIO, IR_OUT, EVENTOUT	-			
25	36	46	PA14-BOOT0	I/O	FT	(5)	SWCLK, USART2_TX, EVENTOUT	воото			
26	37	47	PA15	I/O	FT	-	SPI1_NSS/I2S1_WS, USART2_RX, USART4_RTS_DE_CK, USART3_RTS_DE_CK, EVENTOUT	-			
-	-	48	PC8	I/O	FT	ı	TIM3_CH3, TIM1_CH1	-			
-	-	49	PC9	I/O	FT	-	I2S_CKIN, TIM3_CH4, TIM1_CH2	-			
-	38	50	PD0	I/O	FT_c	(3)	EVENTOUT, SPI2_NSS, TIM16_CH1	-			
-	39	51	PD1	I/O	FT_d	(3)	EVENTOUT, SPI2_SCK, TIM17_CH1	-			
-	40	52	PD2	I/O	FT_c	(3)	USART3_RTS_DE_CK, TIM3_ETR, TIM1_CH1N	-			
-	41	53	PD3	I/O	FT_d	(3)	USART2_CTS, SPI2_MISO, TIM1_CH2N	-			
-	-	54	PD4	I/O	FT	-	USART2_RTS_DE_CK, SPI2_MOSI, TIM1_CH3N	-			
-	-	55	PD5	I/O	FT	-	USART2_TX, SPI1_MISO/I2S1_MCK, TIM1_BKIN	-			
-	-	56	PD6	I/O	FT	-	USART2_RX, SPI1_MOSI/I2S1_SD	-			
27	42	57	PB3	I/O	FT_a	-	SPI1_SCK/I2S1_CK,TIM1_CH2, USART1_RTS_DE_CK, EVENTOUT	-			
28	43	58	PB4	I/O	FT_a	-	SPI1_MISO/I2S1_MCK, TIM3_CH1, USART1_CTS, TIM17_BKIN, EVENTOUT				
29	44	59	PB5	I/O	FT	-	SPI1_MOSI/I2S1_SD, TIM3_CH2, TIM16_BKIN, I2C1_SMBA	WKUP6			



Pin Number /O structure Pin name Pin type Additional **Alternate** LQFP32 LQFP48 LQFP64 functions **functions** (function upon reset) USART1\_TX, TIM1\_CH3, TIM16\_CH1N, SPI2\_MISO, 60 PB6 I/O FT\_fa 30 45 12C1\_SCL, EVENTOUT USART1\_RX, SPI2\_MOSI, 31 46 61 PB7 I/O FT\_fa TIM17\_CH1N, USART4\_CTS, I2C1\_SDA, EVENTOUT SPI2 SCK, TIM16 CH1, 32 62 PB8 I/O FT\_f USART3\_TX, TIM15\_BKIN, 47 12C1 SCL, EVENTOUT IR\_OUT, TIM17\_CH1, USART3\_RX, SPI2\_NSS, 1 48 63 PB9 I/O FT\_f I2C1 SDA, EVENTOUT USART3 TX, USART4 TX, 64 PC10 I/O FT TIM1 CH3

Table 11. Pin assignment and description (continued)

577

DS12766 Rev 2 35/93

PC13, PC14 and PC15 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited:

<sup>-</sup> The speed should not exceed 2 MHz with a maximum load of 30 pF

<sup>-</sup> These GPIOs must not be used as current sources (for example to drive a LED).

<sup>2.</sup> After an RTC domain power-up, PC13, PC14 and PC15 operate as GPIOs. Their function then depends on the content of the RTC registers as they are not reset by the system reset. For details on how to manage these GPIOs, refer to the RTC domain and RTC register descriptions in the RM0444 reference manual.

<sup>3.</sup> Upon reset, a pull-down resistor might be present on PA8, PD0, or PD2, depending on the voltage level on PB0, PA9, PC6, PA10, PD1, and PD3. In order to disable this resistor, strobe the UCPDx\_STROBE bit of the SYSCFG\_CFGR1 register during start-up sequence.

<sup>4.</sup> Pins PA9/PA10 can be remapped in place of pins PA11/PA12 (default mapping), using SYSCFG\_CFGR1 register.

<sup>5.</sup> Upon reset, these pins are configured as SW debug alternate functions, and the internal pull-up on PA13 pin and the internal pull-down on PA14 pin are activated.

	AF7	ı	EVENTOUT	ı	EVENTOUT	EVENTOUT	EVENTOUT	ı	ı	EVENTOUT	EVENTOUT	EVENTOUT			EVENTOUT	EVENTOUT	EVENTOUT
	AF6	ı	I2C1_SMBA	1	1	1	1	1	1	ı	I2C1_SCL	I2C1_SDA	I2C2_SCL	I2C2_SDA	ı	1	
Вu	AF5	ı	TIM15_CH1N	TIM15_CH1	TIM15_CH2	1	1	TIM16_CH1	TIM17_CH1	ı	TIM15_BKIN	TIM17_BKIN	TIM1_BKIN2	I2S_CKIN	ı	1	USART3_RTS _DE_CK
Table 12. Port A alternate function mapping	AF4	USART4_TX	USART4_RX	1	ı	TIM14_CH1	USART3_TX	USART3_CTS	TIM14_CH1	ı	SPI2_MISO	1	,		1	1	USART4_RTS _DE_CK
Port A alternate	AF3	ı		ı	ı	ı	1	ı	1	ı	ı	1	,	,	1	ı	
Table 12.	AF2	ı		ı	ı	ı	1	TIM1_BKIN	TIM1_CH1N	TIM1_CH1	TIM1_CH2	TIM1_CH3	TIM1_CH4	TIM1_ETR	1	ı	
	AF1	USART2_CTS	USART2_RTS _DE_CK	USART2_TX	USART2_RX	SPI2_MOSI	1	TIM3_CH1	TIM3_CH2	SPI2_NSS	USART1_TX	USART1_RX	USART1_CTS	USART1_RTS _DE_CK	IR_OUT	USART2_TX	USART2_RX
	AF0	SPI2_SCK	SPI1_SCK/ I2S1_CK	SPI1_MOSI/ I2S1_SD	SPI2_MISO	SPI1_NSS/ I2S1_WS	SPI1_SCK/ I2S1_CK	SPI1_MISO/ I2S1_MCK	SPI1_MOSI/ I2S1_SD	MCO	MCO	SPI2_MOSI	SPI1_MISO/ I2S1_MCK	SPI1_MOSI/ I2S1_SD	SWDIO	SWCLK	SPI1_NSS/ I2S1_WS
	Port	PA0	PA1	PA2	PA3	PA4	PA5	PA6	PA7	PA8	PA9	PA10	PA11	PA12	PA13	PA14	PA15

DS12766 Rev 2 36/93



D
$\Box$
=
ppin
$\stackrel{\smile}{=}$
<u>10</u>
mag
_
≍
<u>ō</u>
بب
$\mathbf{z}$
≐
2
_
9
ä
rnat
_
9
alte
$\boldsymbol{\sigma}$
ш
セ
Ō
ď
က
_
a
<u>e</u>
$\sim$

	AF7		EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT		EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT		•	EVENTOUT	EVENTOUT	EVENTOUT	EVENTOUT
	AF6		1	ı	1	1	I2C1_SMBA	I2C1_SCL	I2C1_SDA	I2C1_SCL	I2C1_SDA	I2C2_SCL	I2C2_SDA	1	I2C2_SCL	I2C2_SDA	-
ıg	AF5	-	•	-	1	TIM17_BKIN	1	-	-	TIM15_BKIN	SPI2_NSS	SPI2_SCK	-	TIM15_BKIN	TIM15_CH1N	TIM15_CH1	TIM15_CH2
Table 13. Port B alternate function mapping	AF4	USART3_RX	USART3_RTS _DE_CK	USART3_TX	USART1_RTS _DE_CK	USART1_CTS	1	SPI2_MISO	USART4_CTS	USART3_TX	USART3_RX	USART3_TX	USART3_RX	1	USART3_CTS	USART3_RTS _DE_CK	TIM15_CH1N
Port B alternate	AF3	1	ı	ı	ı	ı	ı	ı	ı	ı	ı	ı	ı	1	ı	•	-
Table 13.	AF2	TIM1_CH2N	TIM1_CH3N	ı	ı	ı	TIM16_BKIN	TIM16_CH1N	TIM17_CH1N	TIM16_CH1	TIM17_CH1	ı	ı	TIM1_BKIN	TIM1_CH1N	TIM1_CH2N	TIM1_CH3N
	AF1	тімз_снз	TIM3_CH4	SPI2_MISO	TIM1_CH2	TIM3_CH1	TIM3_CH2	TIM1_CH3	SPI2_MOSI	SPI2_SCK	ı	ı	ı	1	ı	•	-
	AF0	SPI1_NSS/ I2S1_WS	TIM14_CH1	-	SPI1_SCK/ I2S1_CK	SPI1_MISO/ I2S1_MCK	SPI1_MOSI/ I2S1_SD	USART1_TX	USART1_RX	-	IR_OUT		SPI2_MOSI	SPI2_NSS	SPI2_SCK	SPI2_MISO	SPI2_MOSI
	Port	PB0	PB1	PB2	PB3	PB4	PB5	PB6	PB7	PB8	PB9	PB10	PB11	PB12	PB13	PB14	PB15



	AF7	ı	ı	ı	ı	ı	ı	ı	ı	ı	ı	ı	ı	ı	ı	ı	
	AF6	'	1	•	•	1	•	•	•	•	•	•	•	•	•	1	
Jg	AF5	ı	1	ı	ı	1	ı	ı	ı	ı	ı	ı	ı	ı	ı	1	1
function mappir	AF4	ı	ı	ı	ı	ı	ı	ı	ı	ı	ı	ı	ı	ı	ı	ı	ı
Table 14. Port C alternate function mapping	AF3	ı	ı	ı	ı	ı	ı	ı	ı	ı	ı	ı	ı	ı	ı	ı	ı
Table 14.	AF2	ı	TIM15_CH1	TIM15_CH2	ı	ı	ı	ı	ı	TIM1_CH1	TIM1_CH2	TIM1_CH3	TIM1_CH4	TIM14_CH1	TIM1_BKIN	TIM1_BKIN2	TIM15_BKIN
	AF1	1	1	SPI2_MISO	SPI2_MOSI	USART1_TX	USART1_RX	TIM3_CH1	TIM3_CH2	TIM3_CH3	TIM3_CH4	USART4_TX	USART4_RX	1	1	1	OSC_EN
	AF0	ı	1	ı	ı	USART3_TX	USART3_RX	ı	ı	ı	I2S_CKIN	USART3_TX	USART3_RX	ı	ı	ı	OSC32_EN
	Port	PC0	PC1	PC2	PC3	PC4	PC5	PC6	PC7	PC8	PC9	PC10	PC11	PC12	PC13	PC14	PC15

AF5 Table 15. Port D alternate function mapping AF4 AF3 TIM1\_CH2N TIM16\_CH1 TIM17\_CH1 TIM1\_CH1N TIM1\_CH3N TIM1\_BKIN2 TIM1\_BKIN AF2 SPI1\_MISO/ I2S1\_MCK SPI1\_MOSI/ I2S1\_SD SPI1\_NSS/ SPI1\_SCK/ I2S1\_CK SPI2\_MISO SPI2\_MOSI SPI2\_NSS TIM3\_ETR SP12\_SCK AF1 USART3\_RTS \_DE\_CK USART2\_RTS \_DE\_CK USART2\_CTS USART2\_TX USART2\_RX USART3\_TX USART3\_RX EVENTOUT EVENTOUT

	AI		·
gı	AF5	1	
Table 16. Port F alternate function mapping	AF4	ı	1
Port F alternate	AF3	ı	1
<b>Table 16.</b>	AF2	TIM14_CH1	TIM15_CH1N
	AF1	1	1

OSC\_EN

Port

PF0 PF1

AF7

**F**6

**\**\

PD0

PD1

PD2

PD5

PD9

PD8

# 5 Electrical characteristics

#### 5.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V<sub>SS</sub>.

Parameter values defined at temperatures or in temperature ranges out of the ordering information scope are to be ignored.

Packages used for characterizing certain electrical parameters may differ from the commercial packages as per the ordering information.

#### 5.1.1 Minimum and maximum values

Unless otherwise specified, the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A = 25$  °C and  $T_A = T_A(max)$  (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean  $\pm 3\sigma$ ).

#### 5.1.2 Typical values

Unless otherwise specified, typical data are based on  $T_A = 25$  °C,  $V_{DD} = V_{DDA} = 3$  V. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean  $\pm 2\sigma$ ).

#### 5.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

#### 5.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 6.

#### 5.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 7*.



#### 5.1.6 Power supply scheme

VBAT Backup circuitry 1.55 V to 3.6 V (LSE, RTC and Power backup registers) switch  $V_{\text{CORE}} \\$ VDD/VDDA  $V_{\underline{D}\underline{D}}$ Regulator  $V_{DD\underline{IO1}}$ OUT Kernel logic Ю (CPU, digital and 1 x 100 nF GPIOs [ evel logic memories) + 1 x 4.7 µF  $V_{\text{SS}}$  $V_{\text{DDA}}$ VREF+ VREF+ ADC 100 nF VREF- $V_{\text{SSA}}$ VSS/VSSA MSv47984V1

Figure 8. Power supply scheme

Caution:

Power supply pin pair (VDD/VDDA and VSS/VSSA) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure the good functionality of the device.

#### 5.1.7 Current consumption measurement

V<sub>BAT</sub> V<sub>BAT</sub> V<sub>BAT</sub> V<sub>DD</sub> V<sub>D</sub>

Figure 9. Current consumption measurement scheme

57/

DS12766 Rev 2 41/93

MSv47901V1

# 5.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 17*, *Table 18* and *Table 19* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

All voltages are defined with respect to V<sub>SS</sub>.

Table 17. Voltage characteristics

Symbol	Ratings	Min	Max	Unit		
$V_{DD}$	External supply voltage	- 0.3	4.0			
$V_{BAT}$						
V <sub>REF+</sub>	External voltage on VREF+ pin	- 0.3	Min(V <sub>DD</sub> + 0.4, 4.0)	V		
v. (1)	Input voltage on FT_xx pins except FT_c	- 0.3	V <sub>DD</sub> + 4.0 <sup>(2)</sup>	V		
V <sub>IN</sub> <sup>(1)</sup>	Input voltage on FT_c pins	- 0.3	5.5			
	Input voltage on any other pin	- 0.3	4.0			

<sup>1.</sup> Refer to Table 18 for the maximum allowed injected current values.

**Table 18. Current characteristics** 

Symbol	Ratings	Max	Unit
I <sub>VDD/VDDA</sub>	Current into VDD/VDDA power pin (source) <sup>(1)</sup>	100	
I <sub>VSS/VSSA</sub>	Current out of VSS/VSSA ground pin (sink) <sup>(1)</sup>	100	
I <sub>IO(PIN)</sub>	Output current sunk by any I/O and control pin except FT_f	15	
	Output current sunk by any FT_f pin	20	
	Output current sourced by any I/O and control pin	15	
71	Total output current sunk by sum of all I/Os and control pins	80	– mA
$\Sigma I_{IO(PIN)}$	Total output current sourced by sum of all I/Os and control pins	80	
(2)	Injected current on a FT_xx pin	-5 / NA <sup>(3)</sup>	
I <sub>INJ(PIN)</sub> <sup>(2)</sup>	Injected current on a TT_a pin <sup>(4)</sup>	-5 / 0	
Σ I <sub>INJ(PIN)</sub>	Total injected current (sum of all I/Os and control pins) <sup>(5)</sup>	25	

All main power (VDD/VDDA, VBAT) and ground (VSS/VSSA) pins must always be connected to the external power supplies, in the permitted range.

- 4. On these I/Os, any current injection disturbs the analog performances of the device.
- When several inputs are submitted to a current injection, the maximum ∑|I<sub>INJ(PIN)</sub>| is the absolute sum of the negative injected currents (instantaneous values).

<sup>2.</sup> To sustain a voltage higher than 4 V the internal pull-up/pull-down resistors must be disabled.

A positive injection is induced by V<sub>IN</sub> > V<sub>DDIOx</sub> while a negative injection is induced by V<sub>IN</sub> < V<sub>SS</sub>. I<sub>INJ(PIN)</sub> must never be exceeded. Refer also to *Table 17: Voltage characteristics* for the maximum allowed input voltage values.

<sup>3.</sup> Positive injection is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.

**Table 19. Thermal characteristics** 

Symbol	Symbol Ratings		Unit
T <sub>STG</sub>	T <sub>STG</sub> Storage temperature range		°C
T <sub>J</sub>	Maximum junction temperature	150	°C

# 5.3 Operating conditions

# 5.3.1 General operating conditions

Table 20. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>HCLK</sub>	Internal AHB clock frequency	-	0	64	MHz
f <sub>PCLK</sub>	Internal APB clock frequency	-	0	64	
V <sub>DD/DDA</sub>	Supply voltage	-	2.0 <sup>(1)</sup>	3.6	V
V <sub>BAT</sub>	Backup operating voltage	-	1.55	3.6	V
V <sub>IN</sub>	I/O input voltage	-	-0.3	Min(V <sub>DD</sub> + 3.6, 5.5) <sup>(2)</sup>	V
T <sub>A</sub>	Ambient temperature <sup>(3)</sup>	-	-40	85	°C
T <sub>J</sub>	Junction temperature	-	-40	105	°C

<sup>1.</sup> When RESET is released functionality is guaranteed down to  $V_{PDR}$  min.

#### 5.3.2 Operating conditions at power-up / power-down

The parameters given in *Table 21* are derived from tests performed under the ambient temperature condition summarized in *Table 20*.

Table 21. Operating conditions at power-up / power-down

Symbol	Parameter	Conditions	Min	Max	Unit
,		V <sub>DD</sub> rising	_ ∞		µs/V
t <sub>VDD</sub>	V <sub>DD</sub> slew rate	V <sub>DD</sub> falling	10	∞	μ5/ ν

## 5.3.3 Embedded reset and power control block characteristics

The parameters given in *Table 22* are derived from tests performed under the ambient temperature conditions summarized in *Table 20*.



DS12766 Rev 2 43/93

<sup>2.</sup> For operation with voltage higher than  $V_{DD}$  +0.3 V, the internal pull-up and pull-down resistors must be disabled.

The T<sub>A</sub>(max) applies to P<sub>D</sub>(max). At P<sub>D</sub> < P<sub>D</sub>(max) the ambient temperature is allowed to go higher than T<sub>A</sub>(max) provided that the junction temperature T<sub>J</sub> does not exceed T<sub>J</sub>(max). Refer to Section 6.4: Thermal characteristics.

Conditions<sup>(1)</sup> Min **Symbol Parameter** Тур Max Unit t<sub>RSTTEMPO</sub>(2) POR temporization when  $V_{DD}$  crosses  $V_{POR}$ V<sub>DD</sub> rising 250 400 μs  $V_{POR}^{(2)}$ Power-on reset threshold 2.06 2.10 2.14 ٧  $V_{PDR}^{\overline{(2)}}$ Power-down reset threshold 1.96 2.00 2.04 ٧ Hysteresis in continuous 20 mode Hysteresis of V<sub>POR</sub> and V<sub>PDR</sub>  $\mathsf{mV}$ V<sub>hyst\_POR\_PDR</sub> Hysteresis in 30 other mode

Table 22. Embedded reset and power control block characteristics

## 5.3.4 Embedded voltage reference

The parameters given in *Table 23* are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 20: General operating conditions*.

Table 23. Embedded internal voltage reference

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
V <sub>REFINT</sub>	Internal reference voltage	-40°C < T <sub>J</sub> < 105°C	1.182	1.212	1.232	V	
t <sub>S_vrefint</sub> (1)	ADC sampling time when reading the internal reference voltage	-	4 <sup>(2)</sup>	-	-	μs	
t <sub>start_vrefint</sub>	Start time of reference voltage buffer when ADC is enable	-	-	8	12 <sup>(2)</sup>	μs	
I <sub>DD(VREFINTBUF)</sub>	V <sub>REFINT</sub> buffer consumption from V <sub>DD</sub> when converted by ADC	-	-	12.5	20 <sup>(2)</sup>	μA	
ΔV <sub>REFINT</sub>	Internal reference voltage spread over the temperature range	V <sub>DD</sub> = 3 V	-	5	7.5 <sup>(2)</sup>	mV	
T <sub>Coeff_vrefint</sub>	Temperature coefficient	-	-	30	50 <sup>(2)</sup>	ppm/°C	
A <sub>Coeff</sub>	Long term stability	1000 hours, T = 25 °C	-	300	1000 <sup>(2)</sup>	ppm	
V <sub>DDCoeff</sub>	Voltage coefficient	3.0 V < V <sub>DD</sub> < 3.6 V	-	250	1200 <sup>(2)</sup>	ppm/V	
V <sub>REFINT_DIV1</sub>	1/4 reference voltage		24	25	26		
V <sub>REFINT_DIV2</sub>	1/2 reference voltage	-	49	50	51	% V <sub>REFINT</sub>	
V <sub>REFINT_DIV3</sub>	3/4 reference voltage		74	75	76	REFINI	

<sup>1.</sup> The shortest sampling time can be determined in the application by multiple iterations.

577

<sup>1.</sup> Continuous mode means Run/Sleep modes, or temperature sensor enable in Low-power run/Low-power sleep modes.

<sup>2.</sup> Guaranteed by design.

<sup>2.</sup> Guaranteed by design.




Figure 10. V<sub>REFINT</sub> vs. temperature

# 5.3.5 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 9: Current consumption measurement scheme*.

#### Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in analog input mode
- · All peripherals are disabled except when explicitly mentioned
- The Flash memory access time is adjusted with the minimum wait states number, depending on the f<sub>HCLK</sub> frequency (refer to the table "Number of wait states according to CPU clock (HCLK) frequency" available in the RM0454 reference manual).
- When the peripherals are enabled f<sub>PCLK</sub> = f<sub>HCLK</sub>
- For Flash memory and shared peripherals f<sub>PCLK</sub> = f<sub>HCLK</sub> = f<sub>HCLKS</sub>

Unless otherwise stated, values given in *Table 24* through *Table 30* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 20: General operating conditions*.

DS12766 Rev 2 45/93

Table 24. Current consumption in Run and Low-power run modes at different die temperatures

		Cond	ditions		Ту	/p	Ма	x <sup>(1)</sup>	
Symbol	Parameter	General	f <sub>HCLK</sub>	Fetch from <sup>(2)</sup>	25°C	85°C	25°C	85°C	Unit
			64 MHz		6.9	7.0	8.0	8.4	
			56 MHz		6.1	6.3	7.1	7.6	
			48 MHz	Flash	5.5	5.6	6.2	6.8	
		Danna 4	32 MHz	memory	3.9	4.0	4.8	5.2	
		Range 1; PLL enabled;	24 MHz		3.1	3.2	3.7	4.3	
		f <sub>HCLK</sub> = f <sub>HSI</sub> bypass	16 MHz		2.0	2.1	2.5	3.0	
		(≤16 MHz), f <sub>HCLK</sub> = f <sub>PLLRCLK</sub>	64 MHz		6.6	6.8	7.6	7.9	
		(>16 MHz);	56 MHz		5.8	6.1	6.7	7.0	
	Supply		48 MHz	CDAM	5.2	5.3	6.0	6.2	
I <sub>DD(Run)</sub>	current in Run		32 MHz	SRAM	3.6	3.7	4.2		mA
	mode	24 MHz		2.9	3.0	3.4	3.7		
			16 MHz		1.9	1.9	2.3	2.5	
		Range 2; PLL enabled; f <sub>HCLK</sub> = f <sub>HSI</sub> bypass	16 MHz	Flash memory	1.5	1.7	2.0	2.4	
			8 MHz		0.9	1.0	1.4	1.6	
			2 MHz		0.3	0.3	0.6	1.0	
		(≤16 MHz),	16 MHz		1.5	1.5	1.9	2.2	
		f <sub>HCLK</sub> = f <sub>PLLRCLK</sub> (>16 MHz);	8 MHz	CDAM	0.8	0.9	1.3	1.4	
		(3)	4 MHz	SRAM	0.4	0.6	0.8	1.1	
			2 MHz		0.3	0.3	0.6	1.0	
			2 MHz		242	281	636	954	
			1 MHz		116	171	606	924	
			500 kHz	Flash memory	74	116	558	840	
	0	PLL disabled;	125 kHz		29	73	540	624	
	Supply current in	f <sub>HCLK</sub> = f <sub>HSE</sub> bypass (> 32 kHz),	32 kHz		19	62	450	570	
I <sub>DD(LPRun)</sub>	Low-power run mode	f <sub>HCLK</sub> = f <sub>LSE</sub> bypass	2 MHz		219	254	582	840	μA
	Turrilloue	(= 32 kHz); (3)	1 MHz		105	154	516	792	
			500 kHz	SRAM	67	105	438	750	
			125 kHz		26	65	402	528	
			32 kHz		17	61	390	426	

<sup>1.</sup> Based on characterization results, not tested in production.



<sup>2.</sup> Prefetch and cache enabled when fetching from Flash

<sup>3.</sup>  $V_{DD}$  = 3.0 V for values in Typ columns and 3.6 V for values in Max columns, all peripherals disabled, cache enabled, prefetch disabled for code and data fetch from Flash and enabled from SRAM

I<sub>DD(LPSleep)</sub>

Max<sup>(1)</sup> **Conditions** Тур **Symbol Parameter** Unit Voltage 25°C 85°C 25°C 85°C General f<sub>HCLK</sub> scaling 64 MHz 2.0 2.1 2.2 2.5 56 MHz 1.8 1.9 2.0 2.3 48 MHz 1.5 1.7 1.9 2.0 Flash memory enabled; Range 1  $f_{HCLK} = f_{HSE}$  bypass 32 MHz 1.1 1.2 1.4 1.6 Supply (≤16 MHz; PLL disabled), current in 0.9 1.0 1.2 1.3 mΑ 24 MHz I<sub>DD(Sleep)</sub> f<sub>HCLK</sub> = f<sub>PLLRCLK</sub> (>16 MHz; PLL enabled); Sleep mode 0.7 16 MHz 0.6 0.7 8.0 All peripherals disabled 16 MHz 0.4 0.6 0.6 0.7 Range 2 8 MHz 0.3 0.3 0.4 0.6 2 MHz 0.1 0.2 0.2 0.5 2 MHz 65 108 180 432 Flash memory disabled; Supply 1 MHz 36 83 156 396 PLL disabled; current in

Table 25. Current consumption in Sleep and Low-power sleep modes

Low-power

sleep mode

Table 26. Current consumption in Stop 0 mode

 $f_{HCLK} = f_{HSE}$  bypass (> 32 kHz),

 $f_{HCLK} = f_{LSE}$  bypass (= 32 kHz);

All peripherals disabled

Symbol	Parameter	Conditions	Тур		Ма	Unit	
Syllibol	Parameter	V <sub>DD</sub>	25 °C	85 °C	25 °C	85 °C	Uill
	Supply current in Stop 0 mode	2.4 V	110	160	150	264	
I <sub>DD(Stop 0)</sub>		3 V	110	160	150	288	μΑ
		3.6 V	116	165	156	300	

<sup>1.</sup> Based on characterization results, not tested in production.

Table 27. Current consumption in Stop 1 mode

Symbol	Parameter	Conditions <sup>(1)</sup> Typ Max <sup>(2)</sup>		x <sup>(2)</sup>	Unit			
Symbol	Parameter	RTC	V <sub>DD</sub>	25 °C	85 °C	25 °C	85 °C	Oill
			2.4 V	3.6	35	12	144	
		Disabled	3 V	3.7	36	18	162	
1	Supply current		3.6 V	4.2	36	22	168	۸
IDD(Stop 1)	in Stop 1 mode	Enabled	2.4 V	4.1	35	13	144	μΑ
		(clocked by	3 V	4.4	36	19	168	
		LSE bypass)	3.6 V	4.8	37	24	174	



DS12766 Rev 2 47/93

27

17

15

70

61

58

150

132

132

300

282

270

μΑ

500 kHz

125 kHz

32 kHz

<sup>1.</sup> Based on characterization results, not tested in production.

- 1. Flash memory not powered.
- 2. Based on characterization results, not tested in production.

Table 28. Current consumption in Standby mode

Symbol	Parameter	Condition	Тур		Max <sup>(1)</sup>		Unit	
Symbol	Farameter	General	$V_{DD}$	25 °C	85 °C	25 °C	85 °C	Oilit
			2.4 V	1.0	2.2	2.7	14	
		RTC disabled	3.0 V	1.2	2.6	3.5	17	
1	Supply current in		3.6 V	1.4	3.2	4.1	19	
<sup>I</sup> DD(Standby)	Standby mode	DTO an ablad	2.4 V	1.5	2.8	3.5	17	μA
		RTC enabled, clocked by LSI	3.0 V	1.8	3.3	4.6	21	
			3.6 V	2.2	4.1	6.4	25	

<sup>1.</sup> Based on characterization results, not tested in production.

Table 29. Current consumption in VBAT mode

Symbol	Parameter	Condition	ns	Ту	/p	Unit		
Symbol	Farameter	RTC	V <sub>BAT</sub>	25 °C	85 °C	Offic		
		Enabled, clocked by	2.4 V	286	391			
		LSE bypass at 32.768 kHz	LSE bypass at	LSE bypass at	3.0 V	402	523	
	Supply current in		3.6 V	556	721	nA		
I <sub>DD_VBAT</sub>	VBAT mode	Enabled, clocked by	2.4 V	407	528	ПА		
		LSE crystal at	3.0 V	517	660			
		32.768 kHz	3.6 V	660	897			

#### I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

#### I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *Table 47: I/O static characteristics*.

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

#### Caution:

Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.



#### I/O dynamic current consumption

In addition to the internal peripheral current consumption measured previously (see *Table 30: Current consumption of peripherals*, the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the I/O supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DDIO1} \times f_{SW} \times C$$

where

 $I_{\mbox{\scriptsize SW}}$  is the current sunk by a switching I/O to charge/discharge the capacitive load

 $V_{DDIO1}$  is the I/O supply voltage

f<sub>SW</sub> is the I/O switching frequency

C is the total capacitance seen by the I/O pin:  $C = C_{INT} + C_{EXT} + C_{S}$ 

C<sub>S</sub> is the PCB board capacitance including the pad pin.

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.

#### On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in the following table. The MCU is placed under the following conditions:

- All I/O pins are in Analog mode
- The given value is calculated by measuring the difference of the current consumptions:
  - when the peripheral is clocked on
  - when the peripheral is clocked off
- Ambient operating temperature and supply voltage conditions summarized in *Table 17:* Voltage characteristics
- The power consumption of the digital part of the on-chip peripherals is given in the following table. The power consumption of the analog part of the peripherals (where applicable) is indicated in each related section of the datasheet.

Table 30. Current consumption of peripherals

		Con	MHz	
Peripheral	Bus	Range 1	Range 2	Low-power run and sleep
IOPORT Bus	IOPORT	1.0	0.7	0.5
GPIOA	IOPORT	3.4	2.8	3.0
GPIOB	IOPORT	3.1	2.6	2.5
GPIOC	IOPORT	2.9	2.5	3.0
GPIOD	IOPORT	1.8	1.5	1.5
GPIOF	IOPORT	0.7	0.6	1.0
Bus matrix	AHB	3.2	2.2	2.8
All AHB Peripherals	AHB	15.0	12.5	14.0



DS12766 Rev 2 49/93

Table 30. Current consumption of peripherals (continued)

		Cor	nsumption in µA	A/MHz
Peripheral	Bus	Range 1	Range 2	Low-power run and sleep
DMA1/DMAMUX	AHB	4.7	3.8	4.5
CRC	AHB	0.5	0.4	0.5
FLASH	AHB	4.1	3.5	4.0
All APB peripherals	APB	46.5	47.5	48.0
AHB to APB bridge <sup>(1)</sup>	APB	0.2	0.2	0.1
PWR	APB	0.4	0.3	0.5
SYSCFG	APB	0.4	0.4	0.3
WWDG	APB	0.4	0.3	0.5
TIM1	APB	7.3	6.1	6.5
TIM3	APB	3.6	3.0	2.5
TIM6	APB	0.7	0.6	0.5
TIM7	APB	0.7	0.7	1.0
TIM14	APB	1.5	1.2	1.5
TIM15	APB	4.0	3.3	3.0
TIM16	APB	2.3	2.0	2.0
TIM17	APB	0.7	0.7	0.5
I2C1	APB	3.8	3.1	3.5
I2C2	APB	0.7	0.6	1.0
SPI2	APB	1.5	1.2	1.0
USART1	APB	7.2	6.0	6.5
USART2	APB	7.2	6.0	6.0
USART3	APB	2.0	1.7	2.0
USART4	APB	2.0	1.7	2.0
ADC	APB	2.0	1.7	2.0

<sup>1.</sup> The AHB to APB Bridge is automatically active when at least one peripheral is ON on the APB.

# 5.3.6 Wakeup time from low-power modes and voltage scaling transition times

The wakeup times given in *Table 31* are the latency between the event and the execution of the first user instruction.

Table 31. Low-power mode wakeup times<sup>(1)</sup>

Symbol	Parameter	Conditions	Тур	Max	Unit
t <sub>WUSLEEP</sub>	Wakeup time from Sleep to Run mode	-	11	11	CPU
t <sub>WULPSLEEP</sub>	Wakeup time from Low-power sleep mode	Transiting to Low-power-run-mode execution in Flash memory not powered in Low-power sleep mode; HCLK = HSI16 / 8 = 2 MHz	11	14	cycles
f	Wakeup time from	Transiting to Run-mode execution in Flash memory not powered in Stop 0 mode; HCLK = HSI16 = 16 MHz; Regulator in Range 1 or Range 2		6	μs
<sup>t</sup> wustopo	Stop 0  Transiting to Run-mode execution in SRAM or in Flash memory powered in Stop 0 mode;  HCLK = HSI16 = 16 MHz;  Regulator in Range 1 or Range 2		2	2.4	μο
		Transiting to Run-mode execution in Flash memory not powered in Stop 1 mode; HCLK = HSI16 = 16 MHz; Regulator in Range 1 or Range 2	9.0	11.2	
	Wakeup time from	Transiting to Run-mode execution in SRAM or in Flash memory powered in Stop 1 mode; HCLK = HSI16 = 16 MHz; Regulator in Range 1 or Range 2	5	7.5	
<sup>t</sup> wustop1	Stop 1	Transiting to Low-power-run-mode execution in Flash memory not powered in Stop 1 mode; HCLK = HSI16/8 = 2 MHz; Regulator in low-power mode (LPR = 1 in PWR_CR1)	22	25.3	μs
		Transiting to Low-power-run-mode execution in SRAM or in Flash memory powered in Stop 1 mode; HCLK = HSI16 / 8 = 2 MHz; Regulator in low-power mode (LPR = 1 in PWR_CR1)	18	23.5	
twustby	Wakeup time from Standby mode	Transiting to Run mode; HCLK = HSI16 = 16 MHz; Regulator in Range 1	14.5	30	μs
t <sub>WULPRUN</sub>	Wakeup time from Low-power run mode <sup>(2)</sup>	Transiting to Run mode; HSISYS = HSI16/8 = 2 MHz	5	7	μs

<sup>1.</sup> Based on characterization results, not tested in production.

<sup>2.</sup> Time until REGLPF flag is cleared in PWR\_SR2.

Table 32. Regulator mode transition times<sup>(1)</sup>

Symbol	Parameter	Conditions	Тур	Max	Unit
t <sub>VOST</sub>	Transition times between regulator Range 1 and Range 2 <sup>(2)</sup>	HSISYS = HSI16	20	40	μs

<sup>1.</sup> Based on characterization results, not tested in production.

#### 5.3.7 External clock source characteristics

#### High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO.


The external clock signal has to respect the I/O characteristics in *Section 5.3.14*. See *Figure 11* for recommended clock input waveform.

Table 33. High-speed external user clock characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f	User external clock source frequency	Voltage scaling Range 1 8 48		MHz		
f <sub>HSE_ext</sub>	Voltage scaling Range 2		-	8	26	IVII IZ
V <sub>HSEH</sub>	OSC_IN input pin high level voltage	-	0.7 V <sub>DDIO1</sub>	-	V <sub>DDIO1</sub>	V
V <sub>HSEL</sub>	OSC_IN input pin low level voltage	-	V <sub>SS</sub>	-	0.3 V <sub>DDIO1</sub>	V
t <sub>w(HSEH)</sub>	OSC_IN high or low time	Voltage scaling Range 1	7	-	-	ns
t <sub>w(HSEL)</sub>	OSC_IN HIGH OF IOW LITTLE	Voltage scaling Range 2	18	-	-	115

<sup>1.</sup> Guaranteed by design.

Figure 11. High-speed external clock source AC timing diagram



<sup>2.</sup> Time until VOSF flag is cleared in PWR\_SR2.

#### Low-speed external user clock generated from an external source

In bypass mode the LSE oscillator is switched off and the input pin is a standard GPIO.


The external clock signal has to respect the I/O characteristics in *Section 5.3.14*. See *Figure 12* for recommended clock input waveform.

Table 34. Low-speed external user clock characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>LSE_ext</sub>	User external clock source frequency	-	-	32.768	1000	kHz
$V_{LSEH}$	OSC32_IN input pin high level voltage	-	0.7 V <sub>DDIO1</sub>	-	V <sub>DDIO1</sub>	V
V <sub>LSEL</sub>	OSC32_IN input pin low level voltage	-	$V_{SS}$	-	0.3 V <sub>DDIO1</sub>	V
$t_{w(LSEH)}$ $t_{w(LSEL)}$	OSC32_IN high or low time	-	250	-	-	ns

<sup>1.</sup> Guaranteed by design.

Figure 12. Low-speed external clock source AC timing diagram



#### High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 48 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 35*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 35. HSE oscillator characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions <sup>(2)</sup>	Min	Тур	Max	Unit
f <sub>OSC_IN</sub>	Oscillator frequency	-	4	8	48	MHz
R <sub>F</sub>	Feedback resistor	-	-	200	-	kΩ

577

DS12766 Rev 2 53/93

Conditions<sup>(2)</sup> **Symbol Parameter** Min Тур Max Unit During startup<sup>(3)</sup> 5.5  $V_{DD} = 3 V$ 0.44  $Rm = 30 \Omega$ . CL = 10 pF@8 MHz  $V_{DD} = 3 V$  $Rm = 45 \Omega$ 0.45 CL = 10 pF@8 MHz  $V_{DD} = 3 V$ HSE current consumption mA I<sub>DD(HSE)</sub>  $Rm = 30 \Omega$ 0.68 CL = 5 pF@48 MHz  $V_{DD} = 3 V$  $Rm = 30 \Omega$ , 0.94 CL = 10 pF@48 MHz  $V_{DD} = 3 V$  $Rm = 30 \Omega$ 1.77 CL = 20 pF@48 MHz Maximum critical crystal Startup mA/V  $G_{m}$ 1.5 transconductance t<sub>SU(HSE)</sub>(4) 2 Startup time V<sub>DD</sub> is stabilized ms

Table 35. HSE oscillator characteristics<sup>(1)</sup> (continued)

- 1. Guaranteed by design.
- 2. Resonator characteristics given by the crystal/ceramic resonator manufacturer.
- 3. This consumption level occurs during the first 2/3 of the  $t_{SU(HSE)}$  startup time
- 4. t<sub>SU(HSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

For  $C_{L1}$  and  $C_{L2}$ , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 20 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 13*).  $C_{L1}$  and  $C_{L2}$  are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of  $C_{L1}$  and  $C_{L2}$ . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing  $C_{L1}$  and  $C_{L2}$ .

Note:

For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 13. Typical application with an 8 MHz crystal

1.  $R_{\text{EXT}}$  value depends on the crystal characteristics.

#### Low-speed external clock generated from a crystal resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 36*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 26 1 6	E agaillator	characteristics	/f - 22.76	o LU-\(1)
Table 36. LS	be oscillator	cnaracteristics	$(T_{1} c_{2} = 32.76)$	8 KHZ)\''

Symbol	Parameter	Conditions <sup>(2)</sup>	Min	Тур	Max	Unit
		LSEDRV[1:0] = 00 Low drive capability	-	250	-	
1		LSEDRV[1:0] = 01 Medium low drive capability	-	315	-	nΛ
I <sub>DD(LSE)</sub>	LSE current consumption	LSEDRV[1:0] = 10 Medium high drive capability	-	500	-	nA
		LSEDRV[1:0] = 11 High drive capability	-	630	-	
		LSEDRV[1:0] = 00 Low drive capability	-	-	0.5	
Gm	Maximum critical crystal	LSEDRV[1:0] = 01 Medium low drive capability	-	-	0.75	μΑ/V
Gm <sub>critmax</sub>	gm	LSEDRV[1:0] = 10 Medium high drive capability	-	-	1.7	μΑν
		LSEDRV[1:0] = 11 High drive capability	-		2.7	
t <sub>SU(LSE)</sub> <sup>(3)</sup>	Startup time	V <sub>DD</sub> is stabilized	-	2	-	s

<sup>1.</sup> Guaranteed by design.

5

DS12766 Rev 2 55/93

Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".

 t<sub>SU(LSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 14. Typical application with a 32.768 kHz crystal

Note:

An external resistor is not required between OSC32\_IN and OSC32\_OUT and it is forbidden to add one.

#### 5.3.8 Internal clock source characteristics

The parameters given in *Table 37* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 20: General operating conditions*. The provided curves are characterization results, not tested in production.

## High-speed internal (HSI16) RC oscillator

Table 37. HSI16 oscillator characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>HSI16</sub>	HSI16 Frequency	V <sub>DD</sub> =3.0 V, T <sub>A</sub> =30 °C	15.88	-	16.08	MHz
^	HSI16 oscillator frequency drift over	T <sub>A</sub> = 0 to 85 °C	-1	-	1	%
$\Delta$ Temp(HSI16)	temperature	T <sub>A</sub> = -40 to 85 °C	-2	-	1.5	%
$\Delta_{ extsf{VDD}( ext{HSI16})}$	HSI16 oscillator frequency drift over $V_{DD}$	V <sub>DD</sub> =V <sub>DD</sub> (min) to 3.6 V	-0.1	-	0.05	%
		From code 127 to 128	-8	-6	-4	
TRIM	HSI16 frequency user trimming step	From code 63 to 64 From code 191 to 192	-5.8	-3.8	-1.8	%
		For all other code increments	0.2	0.3	0.4	
D <sub>HSI16</sub> <sup>(2)</sup>	Duty Cycle	-	45	-	55	%
t <sub>su(HSI16)</sub> <sup>(2)</sup>	HSI16 oscillator start-up time	-	-	0.8	1.2	μs



Table 37. HSI16 oscillator characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>stab(HSI16)</sub> <sup>(2)</sup>	HSI16 oscillator stabilization time	-	-	3	5	μs
I <sub>DD(HSI16)</sub> <sup>(2)</sup>	HSI16 oscillator power consumption	-	-	155	190	μΑ

<sup>1.</sup> Based on characterization results, not tested in production.

## Low-speed internal (LSI) RC oscillator

Table 38. LSI oscillator characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		V <sub>DD</sub> = 3.0 V, T <sub>A</sub> = 30 °C	31.04	-	32.96	
f <sub>LSI</sub>	LSI frequency	$V_{DD} = V_{DD}(min)$ to 3.6 V, $T_A = -40$ to 85 °C	29.5	-	34	kHz
t <sub>SU(LSI)</sub> <sup>(2)</sup>	LSI oscillator start-up time	-	-	80	130	μs
t <sub>STAB(LSI)</sub> (2)	LSI oscillator stabilization time	5% of final frequency	-	125	180	μs
I <sub>DD(LSI)</sub> <sup>(2)</sup>	LSI oscillator power consumption	-	-	110	180	nA

<sup>1.</sup> Based on characterization results, not tested in production.

## 5.3.9 PLL characteristics

The parameters given in *Table 39* are derived from tests performed under temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 20: General operating conditions*.

Table 39. PLL characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>PLL_IN</sub>	PLL input clock frequency <sup>(2)</sup>	-	2.66	ı	16	MHz
D <sub>PLL_IN</sub>	PLL input clock duty cycle	-	45	-	55	%
f <sub>PLL_P_OUT</sub>	PLL multiplier output clock P	Voltage scaling Range 1	3.09	-	122	MHz
	T LE Multiplier output clock i	Voltage scaling Range 2	3.09	-	40	IVII IZ
£	PLL multiplier output clock R	Voltage scaling Range 1	12	ı	64	MHz
f <sub>PLL_R_OUT</sub>		Voltage scaling Range 2	12	-	16	IVII IZ
f	PLL VCO output	Voltage scaling Range 1	96	-	344	MHz
f <sub>VCO_OUT</sub>	FLL VGO output	Voltage scaling Range 2	96	ı	128	IVII IZ
t <sub>LOCK</sub>	PLL lock time	-	ı	15	40	μs
Jitter	RMS cycle-to-cycle jitter	System clock 56 MHz		50	-	+ne
Jitter	RMS period jitter	System Glock 30 IVII IZ	-	40	-	±ps



DS12766 Rev 2 57/93

<sup>2.</sup> Guaranteed by design.

<sup>2.</sup> Guaranteed by design.

Table 39. PLL characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	VCO freq = 96 MHz	-	200	260		
I <sub>DD(PLL)</sub>	on v <sub>DD</sub> (, )	VCO freq = 192 MHz	-	300	380	μΑ
		VCO freq = 344 MHz	-	520	650	

<sup>1.</sup> Guaranteed by design.

#### 5.3.10 Flash memory characteristics

Table 40. Flash memory characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Тур	Max	Unit	
t <sub>prog</sub>	64-bit programming time	-	85	125	μs	
+	Row (32 double word) programming time	Normal programming	2.7	4.6		
<sup>T</sup> prog_row	(32 double word) programming time	Fast programming	1.7	2.8		
+	Page (2 Khyte) programming time	Normal programming	21.8	36.6	ms	
<sup>t</sup> prog_page	Page (2 Kbyte) programming time	Fast programming	13.7	22.4		
t <sub>ERASE</sub>	Page (2 Kbyte) erase time	-	22.0	40.0		
+	Bank (128 Kbyte <sup>(2)</sup> ) programming time	Normal programming	1.4	2.4		
t <sub>prog_bank</sub>	Bank (126 Kbytev /) programming time	Fast programming	0.9	1.4	S	
t <sub>ME</sub>	Mass erase time	-	22.1	40.1	ms	
		Programming	3	-		
I <sub>DD(FlashA)</sub>	Average consumption from V <sub>DD</sub>	Page erase	3	-	mA	
		Mass erase	3	-		
I <sub>DD(FlashP)</sub>	Maximum current (peak)	Programming, 2 μs peak duration	7	-	mA	
(,		Erase, 41 µs peak duration	7	-	,	

<sup>1.</sup> Guaranteed by design.

Table 41. Flash memory endurance and data retention

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Unit
N <sub>END</sub>	Endurance	T <sub>A</sub> = -40 to +85 °C	1	kcycles
t <sub>RET</sub>	Data retention	1 kcycle <sup>(2)</sup> at T <sub>A</sub> = 85 °C	15	Years

<sup>1.</sup> Guaranteed by characterization results.

58/93

Take care of using the appropriate division factor M to obtain the specified PLL input clock values. The M factor is shared between the two PLLs.

<sup>2.</sup> Values provided also apply to devices with less Flash memory than one 128 Kbyte bank

<sup>2.</sup> Cycling performed over the whole temperature range.

#### 5.3.11 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

#### Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until
  a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V<sub>DD</sub> and V<sub>SS</sub> through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 42*. They are based on the EMS levels and classes defined in application note AN1709.

Level/ **Symbol Conditions Parameter** Class  $V_{DD} = 3.3 \text{ V}, T_A = +25 ^{\circ}\text{C},$ Voltage limits to be applied on any I/O pin to f<sub>HCLK</sub> = 64 MHz, LQFP64.  $V_{\text{FESD}}$ 2B induce a functional disturbance conforming to IEC 61000-4-2 Fast transient voltage burst limits to be applied  $V_{DD}$  = 3.3 V,  $T_{A}$  = +25 °C, f<sub>HCLK</sub> = 64 MHz, LQFP64, through 100 pF on V<sub>DD</sub> and V<sub>SS</sub> pins to induce a 5A  $V_{EFTB}$ functional disturbance conforming to IEC 61000-4-4

Table 42. EMS characteristics

#### Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

#### Software recommendations

The software flowchart must include the management of runaway conditions such as:

- corrupted program counter
- unexpected reset
- critical data corruption (for example control registers)



DS12766 Rev 2 59/93

#### **Prequalification trials**

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

#### **Electromagnetic Interference (EMI)**

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Symbol Parameter		Conditions	Monitored frequency band	Max vs. [f <sub>HSE</sub> /f <sub>HCLK</sub> ]	Unit
		nequency band	8 MHz / 64 MHz		
		0.1 MHz to 30 MHz	7		
		1 3	30 MHz to 130 MHz	-1	4D11/
$S_{EMI}$	Peak level		130 MHz to 1 GHz	8	dΒμV
	compliant with IEC 61967-2	1 GHz to 2 GHz	7		
		EMI level	2.5	-	

Table 43. EMI characteristics

## 5.3.12 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

#### Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the ANSI/JEDEC standard.

Symbol	Ratings	Ratings Conditions C		Maximum value <sup>(1)</sup>	Unit
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	T <sub>A</sub> = +25 °C, conforming to ANSI/ESDA/JEDEC JS-001	2	2000	V
V <sub>ESD(CDM)</sub>	Electrostatic discharge voltage (charge device model)	T <sub>A</sub> = +25 °C, conforming to ANSI/ESDA/JEDEC JS-002	C2a	500	V

Table 44. ESD absolute maximum ratings

577

<sup>1.</sup> Based on characterization results, not tested in production.

#### Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current is injected to each input, output and configurable I/O pin.

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 45. Electrical sensitivity

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	T <sub>A</sub> = +85 °C conforming to JESD78	II Level A

## 5.3.13 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below  $V_{SS}$  or above  $V_{DDIO1}$  (for standard, 3.3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

#### Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out-of-range parameter: ADC error above a certain limit (higher than 5 LSB TUE), induced leakage current on adjacent pins out of conventional limits (-5  $\mu$ A/+0  $\mu$ A range) or other functional failure (for example reset occurrence or oscillator frequency deviation).

Negative induced leakage current is caused by negative injection and positive induced leakage current is caused by positive injection.

Table 46. I/O current injection susceptibility<sup>(1)</sup>

Symbol			Functional s		
		Description	Negative injection	Positive injection	Unit
	Injected current on	All except PA4, PA5, PA6, PB0, PB3, and PC0	-5	N/A	mA
I <sub>INJ</sub>		PA4, PA5	-5	0	mA
		PA6, PB0, PB3, and PC0	0	N/A	mA

<sup>1.</sup> Based on characterization results, not tested in production.



DS12766 Rev 2 61/93

# 5.3.14 I/O port characteristics

# General input/output characteristics

Unless otherwise specified, the parameters given in *Table 47* are derived from tests performed under the conditions summarized in *Table 20: General operating conditions*. All I/Os are designed as CMOS- and TTL-compliant.

Table 47. I/O static characteristics

Symbol	Parameter		Conditions	Min	Тур	Max	Unit										
		All	// (min) < // < 2.6 \/			0.3 x V <sub>DDIO1</sub>											
V <sub>IL</sub> <sup>(1)</sup>	I/O input low level voltage	except FT_c	$V_{DD}(min) < V_{DDIO1} < 3.6 V$	-	-	0.39 x V <sub>DDIO1</sub> - 0.06 <sup>(3)</sup>	V										
		FT c	V <sub>DDIO1</sub> < 2.7 V	-	-	0.3 x V <sub>DDIO1</sub>											
		F1_C	V <sub>DD</sub> (min) < V <sub>DDIO1</sub> < 2.7 V	-	-	0.25 x V <sub>DDIO1</sub>											
		All except	\\ (min) < \\ < 36 \\	0.7 x V <sub>DDIO1</sub> (	-	-											
V <sub>IH</sub> <sup>(1)</sup>	V <sub>IH</sub> <sup>(1)</sup> I/O input high level voltage	FT_c	$V_{DD}(min) < V_{DDIO1} < 3.6 V$	0.49 x V <sub>DDIO1</sub> + 0.26 <sup>(3)</sup>	-	-	٧										
		FT_c	$V_{DD}(min) < V_{DDIO1} < 3.6 V$	0.7 x V <sub>DDIO1</sub>	ı	5											
V <sub>hys</sub> <sup>(3)</sup>	I/O input hysteresis	TT_xx, FT_xx, NRST	V <sub>DD</sub> (min) < V <sub>DDIO1</sub> < 3.6 V	-	200	-	mV										
	ex F7 ar F7		FT_xx	$0 < V_{IN} \le V_{DDIO1}$	-	-	±70										
		except FT c	$V_{DDIO1} \le V_{IN} \le V_{DDIO1} + 1 V$	-	-	600 <sup>(4)</sup>											
		an										and FT_d	$V_{DDIO1} + 1 V < V_{IN} \le 5.5 V^{(3)}$	-	ı	150 <sup>(4)</sup>	
				FT_c	$0 < V_{IN} \le V_{DDIO1}$	-	1	2000									
I <sub>lkg</sub>	Input leakage current <sup>(3)</sup>	1 1_0	$V_{DDIO1} < V_{IN} \le 5 V$	-	ı	3000 <sup>(4)</sup>	nA										
		FT_d	$0 < V_{IN} \le V_{DDIO1}$	-	ı	4500											
		1 1_u	$V_{DDIO1} < V_{IN} \le 5.5 \text{ V}$	-	ı	9000 <sup>(4)</sup>											
			$0 < V_{IN} \le V_{DDIO1}$	-	ı	±150											
		TT_a	$V_{DDIO1} < V_{IN} \le V_{DDIO1} + 0.3 V$	-	ı	2000 <sup>(4)</sup>											
R <sub>PU</sub>	Weak pull-up equivalent resistor (5)	V <sub>IN</sub> = V	SS	25	40	55	kΩ										
R <sub>PD</sub>	Weak pull-down equivalent resistor <sup>(5)</sup>	V <sub>IN</sub> = V <sub>I</sub>	DDIO1	25	40	55	kΩ										
C <sub>IO</sub>	I/O pin capacitance		-	-	5	-	pF										

<sup>1.</sup> Refer to Figure 15: I/O input characteristics.



<sup>2.</sup> Tested in production.

<sup>3.</sup> Guaranteed by design.

- This value represents the pad leakage of the I/O itself. The total product pad leakage is provided by this formula: I<sub>Total\_lleak\_max</sub> = 10 μA + [number of I/Os where V<sub>IN</sub> is applied on the pad] x I<sub>lkg</sub>(Max).
- Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimal (~10% order).

All I/Os are CMOS- and TTL-compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters, as shown in *Figure 15*.




Figure 15. I/O input characteristics

#### **Output driving current**

The GPIOs (general purpose input/outputs) can sink or source up to  $\pm 6$  mA, and up to  $\pm 15$  mA with relaxed  $V_{OL}/V_{OH}$ .

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 5.2*:

- The sum of the currents sourced by all the I/Os on V<sub>DDIO1</sub>, plus the maximum consumption of the MCU sourced on V<sub>DD</sub>, cannot exceed the absolute maximum rating I<sub>VDD</sub> (see *Table 17: Voltage characteristics*).
- The sum of the currents sunk by all the I/Os on V<sub>SS</sub>, plus the maximum consumption of the MCU sunk on V<sub>SS</sub>, cannot exceed the absolute maximum rating I<sub>VSS</sub> (see *Table 17: Voltage characteristics*).

#### **Output voltage levels**

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in



DS12766 Rev 2 63/93

0.4

0.4

0.4

V<sub>DDIO1</sub> - 1.3

V<sub>DDIO1</sub> - 0.45

Table 20: General operating conditions. All I/Os are CMOS- and TTL-compliant (FT OR TT unless otherwise specified).

**Symbol Conditions** Unit **Parameter** Min Max CMOS port(2)  $V_{OL}$ Output low level voltage for an I/O pin 0.4  $|I_{IO}| = 2 \text{ mA for FT } c \text{ I/Os}$ = 6 mA for other I/Os  $V_{OH}$ Output high level voltage for an I/O pin V<sub>DDIO1</sub> - 0.4 V<sub>DDIO1</sub> ≥ 2.7 V V<sub>OI</sub> (3) TTL port<sup>(2)</sup> Output low level voltage for an I/O pin 0.4  $|I_{IO}| = 2 \text{ mA for FT\_c I/Os}$ = 6 mA for other I/Os  $V_{OH}^{(3)}$ Output high level voltage for an I/O pin 2.4 V<sub>DDIO1</sub> ≥ 2.7 V V<sub>OI</sub> (3) Output low level voltage for an I/O pin All I/Os except FT\_c 1.3 ٧  $|I_{IO}| = 15 \text{ mA}$ V<sub>OH</sub><sup>(3)</sup>

V<sub>DDIO1</sub> ≥ 2.7 V

 $|I_{10}| = 20 \text{ mA}$ 

 $|I_{10}| = 9 \text{ mA}$ 

V<sub>DDIO1</sub> ≥ 2.7 V

 $|I_{IO}| = 1 \text{ mA for FT\_c I/Os}$ = 3 mA for other I/Os

Table 48. Output voltage characteristics<sup>(1)</sup>

 $V_{OL}^{(3)}$ 

 $V_{OH}^{(3)}$ 

 $V_{\begin{subarray}{c} \text{OLFM+} \\ \text{(3)} \end{subarray}}$ 

#### Input/output AC characteristics

Output high level voltage for an I/O pin

Output low level voltage for an I/O pin

Output high level voltage for an I/O pin

Output low level voltage for an FT I/O

pin in FM+ mode (FT I/O with f option)

The definition and values of input/output AC characteristics are given in Figure 16 and Table 49, respectively.

Unless otherwise specified, the parameters given are derived from tests performed under the ambient temperature and supply voltage conditions summarized in Table 20: General operating conditions.

Symbol **Conditions** Min Unit Speed **Parameter** Max C=50 pF,  $2.7 \text{ V} \le \text{V}_{DDIO1} \le 3.6 \text{ V}$ 2 C=50 pF,  $2.0 \text{ V} \le \text{V}_{DDIO1} \le 2.7 \text{ V}$ 0.35 Fmax Maximum frequency MHz C=10 pF, 2.7 V  $\leq$  V<sub>DDIO1</sub>  $\leq$  3.6 V 3 C=10 pF,  $2.0 \text{ V} \le \text{V}_{DDIO1} \le 2.7 \text{ V}$ 0.45 00 C=50 pF,  $2.7 \text{ V} \le \text{V}_{DDIO1} \le 3.6 \text{ V}$ 100 C=50 pF,  $2.0 \text{ V} \le \text{V}_{DDIO1} \le 2.7 \text{ V}$ 225 Tr/Tf Output rise and fall time ns C=10 pF,  $2.7 \text{ V} \le \text{V}_{DDIO1} \le 3.6 \text{ V}$ 75 C=10 pF,  $2.0 \text{ V} \le \text{V}_{DDIO1} \le 2.7 \text{ V}$ 150

Table 49. I/O AC characteristics<sup>(1)(2)</sup>



The I<sub>IO</sub> current sourced or sunk by the device must always respect the absolute maximum rating specified in Table 17 characteristics, and the sum of the currents sourced or sunk by all the I/Os (I/O ports and control pins) must always respect the absolute maximum ratings ΣI<sub>IO</sub>.

<sup>2.</sup> TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

<sup>3.</sup> Guaranteed by design.

Table 49. I/O AC characteristics<sup>(1)(2)</sup> (continued)

Speed	Symbol	Parameter	Conditions	Min	Max	Unit
			C=50 pF, 2.7 V ≤ V <sub>DDIO1</sub> ≤ 3.6 V	-	10	
	Fmax	Maximum frequency	C=50 pF, $1.6 \text{ V} \le \text{V}_{\text{DDIO1}} \le 2.7 \text{ V}$	-	2	MHz
Tillax	waximum requericy	C=10 pF, 2.7 V ≤ V <sub>DDIO1</sub> ≤ 3.6 V	-	15	IVII IZ	
01			C=10 pF, 1.6 V ≤ V <sub>DDIO1</sub> ≤ 2.7 V	-	2.5	
Οī			C=50 pF, 2.7 V ≤ V <sub>DDIO1</sub> ≤ 3.6 V	-	30	
	Tr/Tf	Output rice and fall time	C=50 pF, 1.6 V ≤ V <sub>DDIO1</sub> ≤ 2.7 V	-	60	no
	11/11	Output rise and fall time	C=10 pF, 2.7 V ≤ V <sub>DDIO1</sub> ≤ 3.6 V	-	15	ns
			C=10 pF, 1.6 V ≤ V <sub>DDIO1</sub> ≤ 2.7 V	-	30	
			C=50 pF, 2.7 V ≤ V <sub>DDIO1</sub> ≤ 3.6 V	-	30	
	Fmax	Maximum frequency	C=50 pF, 1.6 V ≤ V <sub>DDIO1</sub> ≤ 2.7 V	-	15	MHz
10 Finax	Maximum nequency	C=10 pF, 2.7 V ≤ V <sub>DDIO1</sub> ≤ 3.6 V	-	60	IVITZ	
		C=10 pF, 1.6 V ≤ V <sub>DDIO1</sub> ≤ 2.7 V	-	30	L	
10		Tr/Tf Output rise and fall time	C=50 pF, 2.7 V ≤ V <sub>DDIO1</sub> ≤ 3.6 V	-	11	- ns
	Tr/Tf		C=50 pF, 1.6 V $\leq$ V <sub>DDIO1</sub> $\leq$ 2.7 V	-	- 22	
	11/11		C=10 pF, $2.7 \text{ V} \le \text{V}_{\text{DDIO1}} \le 3.6 \text{ V}$	-	4	
			C=10 pF, 1.6 V $\leq$ V <sub>DDIO1</sub> $\leq$ 2.7 V	-	8	
			C=30 pF, $2.7 \text{ V} \le \text{V}_{\text{DDIO1}} \le 3.6 \text{ V}$	-	60	
	Fmax	Maximum frequency	C=30 pF, 1.6 V $\leq$ V <sub>DDIO1</sub> $\leq$ 2.7 V	-	30	MHz
	ГПах	Maximum nequency	C=10 pF, $2.7 \text{ V} \le \text{V}_{\text{DDIO1}} \le 3.6 \text{ V}$	-	80 <sup>(3)</sup>	IVII IZ
11			C=10 pF, 1.6 V $\leq$ V <sub>DDIO1</sub> $\leq$ 2.7 V	-	40	
11			C=30 pF, 2.7 V ≤ V <sub>DDIO1</sub> ≤ 3.6 V	-	5.5	
Tr/Tf	Output rise and fall time	C=30 pF, $1.6 \text{ V} \le \text{V}_{\text{DDIO1}} \le 2.7 \text{ V}$	-	11	ns	
	Tr/Tf Output rise and fall time	C=10 pF, 2.7 V ≤ V <sub>DDIO1</sub> ≤ 3.6 V	-	2.5	115	
			C=10 pF, 1.6 V $\leq$ V <sub>DDIO1</sub> $\leq$ 2.7 V	-	5	
Fm+	Fmax	Maximum frequency	— C=50 pF, 1.6 V ≤ V <sub>DDIO1</sub> ≤ 3.6 V	-	1	MHz
FILIT	Tf	Output fall time <sup>(4)</sup>	- 0-30 με, 1.0 v = v <sub>DDIO1</sub> = 3.0 v	-	5	ns

The I/O speed is configured using the OSPEEDRy[1:0] bits. The Fm+ mode is configured in the SYSCFG\_CFGR1 register. Refer to the RM0454 reference manual for a description of GPIO Port configuration register.

<sup>2.</sup> Guaranteed by design.

<sup>3.</sup> This value represents the I/O capability but the maximum system frequency is limited to 64 MHz.

<sup>4.</sup> The fall time is defined between 70% and 30% of the output waveform, according to I<sup>2</sup>C specification.




Figure 16. I/O AC characteristics definition<sup>(1)</sup>

1. Refer to Table 49: I/O AC characteristics.

#### 5.3.15 **NRST** input characteristics

The NRST input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R<sub>PU</sub>.

Unless otherwise specified, the parameters given in the following table are derived from tests performed under the ambient temperature and supply voltage conditions summarized in Table 20: General operating conditions.

Conditions **Symbol Parameter** Min Тур

Table 50. NRST pin characteristics<sup>(1)</sup>

V <sub>IL(NRST)</sub>	NRST input low level voltage	-	-	-	0.3 x V <sub>DDIO1</sub>	V
V <sub>IH(NRST)</sub>	NRST input high level voltage	-	0.7 x V <sub>DDIO1</sub>	-	-	V
V <sub>hys(NRST)</sub>	NRST Schmitt trigger voltage hysteresis	-	-	200	-	mV
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(2)</sup>	V <sub>IN</sub> = V <sub>SS</sub>	25	40	55	kΩ
V <sub>F(NRST)</sub>	NRST input filtered pulse	-	-	-	70	ns
V <sub>NF(NRST)</sub>	NRST input not filtered pulse	2.0 V ≤ V <sub>DD</sub> ≤ 3.6 V	350	-	-	ns

Guaranteed by design.

Unit

Max

<sup>2.</sup> The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimal (~10% order).




Figure 17. Recommended NRST pin protection

- 1. The reset network protects the device against parasitic resets.
- The user must ensure that the level on the NRST pin can go below the V<sub>IL(NRST)</sub> max level specified in Table 50: NRST pin characteristics. Otherwise the reset will not be taken into account by the device.
- 3. The external capacitor on NRST must be placed as close as possible to the device.

# 5.3.16 Analog switch booster

Table 51. Analog switch booster characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Тур	Max	Unit
V <sub>DD</sub>	Supply voltage	V <sub>DD</sub> (min)	-	3.6	V
t <sub>SU(BOOST)</sub>	Booster startup time	-	-	240	μs
	Booster consumption for V <sub>DD</sub> ≤ 2.7 V	-	-	500	
	Booster consumption for 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	-	-	900	

<sup>1.</sup> Guaranteed by design.

## 5.3.17 Analog-to-digital converter characteristics

Unless otherwise specified, the parameters given in *Table 52* are preliminary values derived from tests performed under ambient temperature,  $f_{PCLK}$  frequency and  $V_{DDA}$  supply voltage conditions summarized in *Table 20: General operating conditions*.

Note: It is recommended to perform a calibration after each power-up.

Table 52. ADC characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions <sup>(2)</sup>	Min	Тур	Max	Unit
$V_{DDA}$	Analog supply voltage	-	2.0	-	3.6	V
V <sub>REF+</sub>	Positive reference voltage	-	2	-	V <sub>DDA</sub>	V
f	ADC clock frequency	Range 1	0.14	-	35	MHz
†ADC	ADO GOOK HEQUEICY	Range 2	0.14	-	16	IVII IZ



DS12766 Rev 2

67/93

Table 52. ADC characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	Conditions <sup>(2)</sup>	Min	Тур	Max	Unit
		12 bits	-	-	2.50	
£		10 bits	-	-	2.92	Mena
f <sub>s</sub>	Sampling rate	8 bits	-	-	3.50	MSps
		6 bits	-	-	4.38	
f	External trigger	f <sub>ADC</sub> = 35 MHz; 12 bits	-	-	2.33	MHz
f <sub>TRIG</sub>	frequency	12 bits	-	-	f <sub>ADC</sub> /15	IVII IZ
V <sub>AIN</sub> <sup>(3)</sup>	Conversion voltage range	-	V <sub>SSA</sub>	-	V <sub>REF+</sub>	V
R <sub>AIN</sub>	External input impedance	-	-	-	50	kΩ
C <sub>ADC</sub>	Internal sample and hold capacitor	-	-	5	-	pF
t <sub>STAB</sub>	ADC power-up time	-	2		Conversion cycle	
+	Calibration time	f <sub>ADC</sub> = 35 MHz	2.35		μs	
t <sub>CAL</sub>	Calibration time	-		82		1/f <sub>ADC</sub>
	Trigger conversion latency	CKMODE = 00	2	-	3	1/f <sub>ADC</sub>
t		CKMODE = 01	6.5		1/f <sub>PCLK</sub>	
t <sub>LATR</sub>		CKMODE = 10	12.5			
		CKMODE = 11	3.5			
			0.043	-	4.59	μs
t <sub>s</sub>	Sampling time	f <sub>ADC</sub> = 35 MHz	1.5	-	160.5	1/f <sub>ADC</sub>
t <sub>ADCVREG_STUP</sub>	ADC voltage regulator start-up time	-	-	-	20	μs
	Total conversion time	f <sub>ADC</sub> = 35 MHz Resolution = 12 bits	0.40	-	4.95	μs
t <sub>CONV</sub>	(including sampling time)	Resolution = 12 bits	t <sub>s</sub> + 12.5 cycles for successive approximation = 14 to 173		1/f <sub>ADC</sub>	
t <sub>IDLE</sub>	Laps of time allowed between two conversions without rearm	-	-	-	100	μs
		f <sub>s</sub> = 2.5 MSps	-	410	-	
I <sub>DDA(ADC)</sub>	ADC consumption from V <sub>DDA</sub>	f <sub>s</sub> = 1 MSps	-	164	-	μΑ
	TOTT VDDA	f <sub>s</sub> = 10 kSps	-	17	-	



Table 52. ADC characteristics <sup>(1)</sup> (c	continued)
---	------------

Symbol	Parameter	Conditions <sup>(2)</sup>	Min	Тур	Max	Unit
I <sub>DDV(ADC)</sub>	ADC consumption from V <sub>REF+</sub>	f <sub>s</sub> = 2.5 MSps	-	65	-	
		f <sub>s</sub> = 1 MSps	-	26	-	μΑ
		f <sub>s</sub> = 10 kSps	-	0.26	-	

<sup>1.</sup> Guaranteed by design

Table 53. Maximum ADC RAIN

Resolution	Sampling cycle at 35 MHz	Sampling time at 35 MHz [ns]	Max. R <sub>AIN</sub> <sup>(1)(2)</sup> (Ω)
	1.5	43	50
	3.5	100	680
	7.5	214	2200
12 bits	12.5	357	4700
12 Dits	19.5	557	8200
	39.5	1129	15000
	79.5	2271	33000
	160.5	4586	50000
	1.5	43	68
	3.5	100	820
	7.5	214	3300
10 bits	12.5	357	5600
TO DIES	19.5	557	10000
	39.5	1129	22000
	79.5	2271	39000
	160.5	4586	50000
	1.5	43	82
	3.5	100	1500
	7.5	214	3900
8 bits	12.5	357	6800
o niis	19.5	557	12000
	39.5	1129	27000
	79.5	2271	50000
	160.5	4586	50000



<sup>2.</sup> I/O analog switch voltage booster must be enabled (BOOSTEN = 1 in the SYSCFG\_CFGR1) when  $V_{DDA} < 2.4 \text{ V}$  and disabled when  $V_{DDA} \ge 2.4 \text{ V}$ .

<sup>3.</sup> V<sub>REF+</sub> is internally connected to V<sub>DDA</sub> on some packages.Refer to *Section 4: Pinouts, pin description and alternate functions* for further details.

Table 53. Maximum ADC R<sub>AIN</sub> (continued)

		All '	
Resolution	Sampling cycle at 35 MHz	Sampling time at 35 MHz [ns]	Max. R <sub>AIN</sub> <sup>(1)(2)</sup> (Ω)
	1.5	43	390
	3.5	100	2200
	7.5	214	5600
6 bits	12.5	357	10000
O DIIS	19.5	557	15000
	39.5	1129	33000
	79.5	2271	50000
	160.5	4586	50000

<sup>1.</sup> Guaranteed by design.

Table 54. ADC accuracy<sup>(1)(2)(3)</sup>

Symbol	Parameter	Conditions <sup>(4)</sup>	Min	Тур	Max	Unit
ET	Total unadjusted error	$V_{DDA}=V_{REF+} < 3.6 \text{ V};$ $f_{ADC} = 35 \text{ MHz}; f_s \le 2.5 \text{ MSps};$ $T_A = \text{entire range}$	-	3	6.5	LSB
EO	Offset error	$V_{DDA}=V_{REF+} < 3.6 \text{ V};$ $f_{ADC} = 35 \text{ MHz}; f_s \le 2.5 \text{ MSps};$ $T_A = \text{entire range}$	-	1.5	4.5	LSB
EG	Gain error	$V_{DDA}=V_{REF+} < 3.6 \text{ V};$ $f_{ADC} = 35 \text{ MHz}; f_s \le 2.5 \text{ MSps};$ $T_A = \text{entire range}$	-	3	5	LSB
ED	Differential linearity error	$V_{DDA}=V_{REF+} < 3.6 \text{ V};$ $f_{ADC} = 35 \text{ MHz}; f_s \le 2.5 \text{ MSps};$ $T_A = \text{entire range}$	-	1.2	1.5	LSB
EL	Integral linearity error	$V_{DDA}=V_{REF+} < 3.6 \text{ V};$ $f_{ADC} = 35 \text{ MHz}; f_s \le 2.5 \text{ MSps};$ $T_A = \text{entire range}$	-	2.5	3	LSB
ENOB	Effective number of bits	$V_{DDA}=V_{REF+} < 3.6 \text{ V};$ $f_{ADC} = 35 \text{ MHz}; f_s \le 2.5 \text{ MSps};$ $T_A = \text{entire range}$	9.6	10.2	-	bit
SINAD	Signal-to-noise and distortion ratio	$V_{DDA}=V_{REF+} < 3.6 \text{ V};$ $f_{ADC} = 35 \text{ MHz}; f_s \le 2.5 \text{ MSps};$ $T_A = \text{entire range}$	59.5	63	-	dB
SNR	Signal-to-noise ratio	$V_{DDA}=V_{REF+} < 3.6 \text{ V};$ $f_{ADC} = 35 \text{ MHz}; f_s \le 2.5 \text{ MSps};$ $T_A = \text{entire range}$	60	64	-	dB
THD	Total harmonic distortion	$V_{DDA}=V_{REF+} < 3.6 \text{ V};$ $f_{ADC} = 35 \text{ MHz}; f_s \le 2.5 \text{ MSps};$ $T_A = \text{entire range}$	-	-74	-70	dB



<sup>2.</sup> I/O analog switch voltage booster must be enabled (BOOSTEN = 1 in the SYSCFG\_CFGR1) when  $V_{DDA}$  < 2.4 V and disabled when  $V_{DDA} \ge 2.4$  V.

- 1. Based on characterization results, not tested in production.
- 2. ADC DC accuracy values are measured after internal calibration.
- Injecting negative current on any analog input pin significantly reduces the accuracy of A-to-D conversion
  of signal on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins
  susceptible to receive negative current.
- 4. I/O analog switch voltage booster enabled (BOOSTEN = 1 in the SYSCFG\_CFGR1) when  $V_{DDA}$  < 2.4 V and disabled when  $V_{DDA}$   $\geq$  2.4 V.





Figure 18. ADC accuracy characteristics





- 1. Refer to Table 52: ADC characteristics for the values of  $R_{AIN}$  and  $C_{ADC}$ .
- C<sub>parasitic</sub> represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the
  pad capacitance (refer to *Table 47: I/O static characteristics* for the value of the pad capacitance). A high
  C<sub>parasitic</sub> value will downgrade conversion accuracy. To remedy this, f<sub>ADC</sub> should be reduced.
- 3. Refer to Table 47: I/O static characteristics for the values of Ilkg.

#### General PCB design guidelines

Power supply decoupling should be performed as shown in *Figure 8: Power supply scheme*. The 100 nF capacitor should be ceramic (good quality) and it should be placed as close as possible to the chip.

DS12766 Rev 2 71/93

#### 5.3.18 Temperature sensor characteristics

Table 55. TS characteristics

Symbol	Parameter		Тур	Max	Unit
T <sub>L</sub> <sup>(1)</sup>	V <sub>TS</sub> linearity with temperature	-	±1	±2	°C
Avg_Slope <sup>(2)</sup>	Average slope	2.3	2.5	2.7	mV/°C
V <sub>30</sub>	Voltage at 30°C (±5 °C) <sup>(3)</sup>	0.742	0.76	0.785	V
t <sub>START(TS_BUF)</sub> <sup>(1)</sup>	Sensor Buffer Start-up time in continuous mode <sup>(4)</sup>	-	8	15	μs
t <sub>START</sub> (1)	Start-up time when entering in continuous mode <sup>(4)</sup>	-	70	120	μs
t <sub>S_temp</sub> <sup>(1)</sup>	ADC sampling time when reading the temperature	5	-	-	μs
I <sub>DD(TS)</sub> <sup>(1)</sup>	Temperature sensor consumption from $V_{DD}$ , when selected by ADC	-	4.7	7	μA

<sup>1.</sup> Guaranteed by design.

# 5.3.19 V<sub>BAT</sub> monitoring characteristics

Table 56. V<sub>BAT</sub> monitoring characteristics

Symbol	Parameter		Тур	Max	Unit
R	Resistor bridge for V <sub>BAT</sub>	-	39	-	kΩ
Q	Ratio on V <sub>BAT</sub> measurement		3	-	-
Er <sup>(1)</sup>	Error on Q	-10	-	10	%
t <sub>S_vbat</sub> <sup>(1)</sup>	ADC sampling time when reading the VBAT	12	i	i	μs

<sup>1.</sup> Guaranteed by design.

Table 57. V<sub>BAT</sub> charging characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R <sub>BC</sub>	Battery	VBRS = 0	-	5	-	
	charging resistor	VBRS = 1	-	1.5	-	kΩ

#### 5.3.20 Timer characteristics

The parameters given in the following tables are guaranteed by design. Refer to Section 5.3.14: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).



<sup>2.</sup> Based on characterization results, not tested in production.

<sup>3.</sup> Measured at  $V_{DDA}$  = 3.0 V ±10 mV. The  $V_{30}$  ADC conversion result is stored in the TS\_CAL1 byte.

<sup>4.</sup> Continuous mode means Run/Sleep modes, or temperature sensor enable in Low-power run/Low-power sleep modes.

Symbol	Parameter	Conditions	Min	Max	Unit
t	Timer resolution time	-	1	-	t <sub>TIMxCLK</sub>
<sup>t</sup> res(TIM)	Timer resolution time	f <sub>TIMxCLK</sub> = 64 MHz	15.625	-	ns
f	Timer external clock frequency	-	0	f <sub>TIMxCLK</sub> /2	MHz
f <sub>EXT</sub>	on CH1 to CH4	f <sub>TIMxCLK</sub> = 64 MHz	0	40	IVII IZ
Res <sub>TIM</sub>	Timer resolution	TIMx	-	16	bit
<b>t</b>	16 bit counter clock period	-	1	65536	t <sub>TIMxCLK</sub>
tCOUNTER	16-bit counter clock period	f <sub>TIMxCLK</sub> = 64 MHz	0.015625	1024	μs
t	Maximum possible count with	-	-	65536 × 65536	t <sub>TIMxCLK</sub>
t <sub>MAX_COUNT</sub>	32-bit counter	f <sub>TIMxCLK</sub> = 64 MHz	-	67.10	S

Table 58. TIMx<sup>(1)</sup> characteristics

Table 59. IWDG min/max timeout period at 32 kHz LSI clock<sup>(1)</sup>

Prescaler divider	PR[2:0] bits	Min timeout RL[11:0]= 0x000	Max timeout RL[11:0]= 0xFFF	Unit
/4	0	0.125	512	
/8	1	0.250	1024	
/16	2	0.500	2048	
/32	3	1.0	4096	ms
/64	4	2.0	8192	
/128	5	4.0	16384	
/256	6 or 7	8.0	32768	

<sup>1.</sup> The exact timings further depend on the phase of the APB interface clock versus the LSI clock, which causes an uncertainty of one RC period.

#### 5.3.21 Characteristics of communication interfaces

# I<sup>2</sup>C-bus interface characteristics

The I<sup>2</sup>C-bus interface meets timing requirements of the I<sup>2</sup>C-bus specification and user manual rev. 03 for:

- Standard-mode (Sm): with a bit rate up to 100 kbit/s
- Fast-mode (Fm): with a bit rate up to 400 kbit/s
- Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s.

The timings are guaranteed by design as long as the I2C peripheral is properly configured (refer to the reference manual RM0454) and when the I2CCLK frequency is greater than the minimum shown in the following table.

577

DS12766 Rev 2 73/93

<sup>1.</sup> TIMx is used as a general term in which x stands for 1,, 3, 4, 5, 6, 7, 8, 15, 16 or 17.

Symbol Condition Unit **Parameter** Тур Standard-mode 2 Analog filter enabled 9 DNF = 0Fast-mode Minimum I2CCLK Analog filter disabled 9 frequency for correct DNF = 1 MHz f<sub>I2CCLK(min)</sub> operation of I2C peripheral Analog filter enabled 18 DNF = 0Fast-mode Plus Analog filter disabled 16 DNF = 1

Table 60. Minimum I2CCLK frequency

The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and  $V_{DDIO1}$  is disabled, but is still present. Only FT\_f I/O pins support Fm+ low-level output current maximum requirement. Refer to Section 5.3.14: I/O port characteristics for the I2C I/Os characteristics.

All I2C SDA and SCL I/Os embed an analog filter. Refer to the following table for its characteristics:

Table 61. I2C analog filter characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>AF</sub>	Limiting duration of spikes suppressed by the filter <sup>(2)</sup>	50	260	ns

- 1. Based on characterization results, not tested in production.
- 2. Spikes shorter than the limiting duration are suppressed.

#### SPI/I<sup>2</sup>S characteristics

Unless otherwise specified, the parameters given in *Table 62* for SPI are derived from tests performed under the ambient temperature, f<sub>PCLKx</sub> frequency and supply voltage conditions summarized in *Table 20: General operating conditions*. The additional general conditions are:

- OSPEEDRy[1:0] set to 11 (output speed)
- capacitive load C = 30 pF
- measurement points at CMOS levels: 0.5 x V<sub>DD</sub>

Refer to Section 5.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI).

Table 62. SPI characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
		Master mode V <sub>DD</sub> (min) < V <sub>DD</sub> < 3.6 V Range 1			32		
		Master transmitter V <sub>DD</sub> (min) < V <sub>DD</sub> < 3.6 V Range 1			32		
f <sub>SCK</sub>	SPI clock frequency	Slave receiver V <sub>DD</sub> (min) < V <sub>DD</sub> < 3.6 V Range 1	-	-	32	MHz	
1/t <sub>c(SCK)</sub>		Slave transmitter/full duplex 2.7 < V <sub>DD</sub> < 3.6 V Range 1			32		
		Slave transmitter/full duplex V <sub>DD</sub> (min) < V <sub>DD</sub> < 3.6 V Range 1			23		
		V <sub>DD</sub> (min) < V <sub>DD</sub> < 3.6 V Range 2			8		
t <sub>su(NSS)</sub>	NSS setup time	Slave mode, SPI prescaler = 2	4 x T <sub>PCLK</sub>	-	-	ns	
t <sub>h(NSS)</sub>	NSS hold time	Slave mode, SPI prescaler = 2	2 x T <sub>PCLK</sub>	-	-	ns	
t <sub>w(SCKH)</sub>	SCK high time	Master mode	T <sub>PCLK</sub> - 1.5	T <sub>PCLK</sub>	T <sub>PCLK</sub> + 1.5	ns	
t <sub>w(SCKL)</sub>	SCK low time	Master mode	T <sub>PCLK</sub> - 1.5	T <sub>PCLK</sub>	T <sub>PCLK</sub> + 1.5	ns	
t <sub>su(MI)</sub>	Master data input setup time	-	1	-	-	ns	
t <sub>su(SI)</sub>	Slave data input setup time	-	1	-	-	ns	
t <sub>h(MI)</sub>	Master data input hold time	-	5	-	-	ns	
t <sub>h(SI)</sub>	Slave data input hold time	-	1	-	-	ns	
t <sub>a(SO)</sub>	Data output access time	Slave mode	9	-	34	ns	
t <sub>dis(SO)</sub>	Data output disable time	Slave mode	9	-	16	ns	
		2.7 < V <sub>DD</sub> < 3.6 V Range 1	-	9	14		
t <sub>v(SO)</sub>	Slave data output valid time	V <sub>DD</sub> (min) < V <sub>DD</sub> < 3.6 V Range 1	-	9	21	ns	
		V <sub>DD</sub> (min) < V <sub>DD</sub> < 3.6 V Voltage Range 2	-	11	24		
t <sub>v(MO)</sub>	Master data output valid time	-	-	3	5	ns	



DS12766 Rev 2 75/93

Table 62. SPI characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>h(SO)</sub>	Slave data output hold time	-	5	-	-	ns
t <sub>h(MO)</sub>	Master data output hold time	-	1	-	-	ns

<sup>1.</sup> Based on characterization results, not tested in production.

Figure 20. SPI timing diagram - slave mode and CPHA = 0





Figure 21. SPI timing diagram - slave mode and CPHA = 1



<sup>1.</sup> Measurement points are done at CMOS levels: 0.3  $\rm V_{DD}$  and 0.7  $\rm V_{DD}$ 




Figure 22. SPI timing diagram - master mode

1. Measurement points are set at CMOS levels: 0.3  $\rm V_{DD}$  and 0.7  $\rm V_{DD}$ .

Table 63. I<sup>2</sup>S characteristics<sup>(1)</sup>


Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>MCK</sub>	I2S main clock output	f <sub>MCK</sub> = 256 x Fs; (Fs = audio sampling frequency) Fs <sub>min</sub> = 8 kHz; Fs <sub>max</sub> = 192 kHz;	2.048	49.152	MHz
f.	I2S clock frequency	Master data	-	64xFs	MHz
f <sub>CK</sub>	125 clock frequency	Slave data	-	64xFs	IVII IZ
D <sub>CK</sub>	I2S clock frequency duty cycle	Slave receiver	30	70	%

Table 63. I<sup>2</sup>S characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	Conditions	Min	Max	Unit
t <sub>v(WS)</sub>	WS valid time	Master mode	-	8	
t <sub>h(WS)</sub>	WS hold time	Master mode	2	-	
t <sub>su(WS)</sub>	WS setup time	Slave mode	4	-	
t <sub>h(WS)</sub>	WS hold time	Slave mode	2	-	
t <sub>su(SD_MR)</sub>	Data input setup time	Master receiver	4	-	
t <sub>su(SD_SR)</sub>	Data input setup time	Slave receiver	5	-	
t <sub>h(SD_MR)</sub>	Data input hold time	Master receiver	4.5	-	
t <sub>h(SD_SR)</sub>	Data input noid time	Slave receiver	2	-	ns
	Data output valid time -	after enable edge; 2.7 < V <sub>DD</sub> < 3.6V		16	
t <sub>v(SD_ST)</sub>	slave transmitter	after enable edge; V <sub>DD</sub> (min) < V <sub>DD</sub> < 3.6V	-	23	
t <sub>v(SD_MT)</sub>	Data output valid time - master transmitter	after enable edge	-	5.5	
t <sub>h(SD_ST)</sub>	Data output hold time - slave transmitter	after enable edge	8	-	
t <sub>h(SD_MT)</sub>	Data output hold time - master transmitter	after enable edge	1	-	

<sup>1.</sup> Based on characterization results, not tested in production.

Figure 23. I<sup>2</sup>S slave timing diagram (Philips protocol)



<sup>1.</sup> Measurement points are done at CMOS levels: 0.3  $\rm V_{DDIO1}$  and 0.7  $\rm V_{DDIO1}.$ 

<sup>2.</sup> LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.




Figure 24. I<sup>2</sup>S master timing diagram (Philips protocol)

- 1. Based on characterization results, not tested in production.
- 2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

#### **USART** characteristics

Unless otherwise specified, the parameters given in *Table 64* for USART are derived from tests performed under the ambient temperature, f<sub>PCLKx</sub> frequency and supply voltage conditions summarized in *Table 20: General operating conditions*. The additional general conditions are:

- OSPEEDRy[1:0] set to 10 (output speed)
- capacitive load C = 30 pF
- measurement points at CMOS levels: 0.5 x V<sub>DD</sub>

Refer to Section 5.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, CK, TX, and RX for USART).

**Table 64. USART characteristics** 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>CK</sub> USART clock frequency		Master mode	-	-	8	MHz
		Slave mode	-	-	21	IVIHZ



DS12766 Rev 2 79/93

Table 64. USART characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>su(NSS)</sub>	NSS setup time	Slave mode	t <sub>ker</sub> + 2	-	-	
t <sub>h(NSS)</sub>	NSS hold time	Slave mode	2	-	-	
t <sub>w(CKH)</sub>	CK high time	Master mode	1 / f <sub>CK</sub> / 2	1 / f <sub>CK</sub> / 2	1 / f <sub>CK</sub> / 2	
t <sub>w(CKL)</sub>	CK low time	iwaster mode	- 1	1 / ICK / Z	+ 1	
+	Data input setup time	Master mode	t <sub>ker</sub> + 2	-	-	
t <sub>su(RX)</sub>	Data input setup time	Slave mode	4	-	-	no
+	Data input hold time	Master mode	1	-	-	ns
t <sub>h(RX)</sub>	Data input hold time	Slave mode	0.5	-	-	
+	Data output valid time	Master mode	-	0.5	1	
t <sub>v(TX)</sub>	Data output valid time	Slave mode	-	10	19	
+	Data output hold time	Master mode	0	-	-	
t <sub>h(TX)</sub>	Data output hold time	Slave mode	7	-	-	

STM32G070CB/KB/RB Package information

#### **Package information** 6

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

#### LQFP64 package information 6.1

LQFP64 is a 64-pin, 10 x 10 mm low-profile quad flat package.




Figure 25. LQFP64 package outline

1. Drawing is not to scale.

Table 65. LQFP64 package mechanical data

Symbol	millimeters			inches <sup>(1)</sup>		
Symbol	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571



DS12766 Rev 2 81/93 Package information STM32G070CB/KB/RB

Table 65. LQFP64 package mechanical data (continued)

Sumbol		millimeters		inches <sup>(1)</sup>		
Symbol	Min	Тур	Max	Min	Тур	Max
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	-	12.000	-	-	0.4724	-
D1	-	10.000	-	-	0.3937	-
D3	-	7.500	-	-	0.2953	-
E	-	12.000	-	-	0.4724	-
E1	-	10.000	-	-	0.3937	-
E3	-	7.500	-	-	0.2953	-
е	-	0.500	-	-	0.0197	-
K	0°	3.5°	7°	0°	3.5°	7°
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
ccc	-	-	0.080	-	-	0.0031

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 26. Recommended footprint for LQFP64 package

1. Dimensions are expressed in millimeters.

## **Device marking**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

Revision code

R
STM32G070
Product identification (1)

RBTL

Date code

Pin 1 identifier

MSv42184V2

Figure 27. LQFP64 package marking example

Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified
and therefore not approved for use in production. ST is not responsible for any consequences resulting
from such use. In no event will ST be liable for the customer using any of these engineering samples in
production. ST's Quality department must be contacted prior to any decision to use these engineering
samples to run a qualification activity.

5//

DS12766 Rev 2 83/93

#### 6.2 LQFP48 package information

LQFP48 is a 48-pin, 7 x 7 mm low-profile quad flat package.

SEATING PLANE С 0.25 mm GAUGE PLANE □ ccc C D ¥ D1 D3 -E3 핀 ш -\_ PIN 1 IDENTIFICATION 1 5B\_ME\_V2

Figure 28. LQFP48 package outline

1. Drawing is not to scale.

Table 66. LQFP48 mechanical data


Symbol	millimeters			inches <sup>(1)</sup>			
Symbol	Min	Тур	Max	Min	Тур	Max	
Α	-	-	1.600	-	-	0.0630	
A1	0.050	-	0.150	0.0020	-	0.0059	
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571	
b	0.170	0.220	0.270	0.0067	0.0087	0.0106	
С	0.090	-	0.200	0.0035	-	0.0079	
D	8.800	9.000	9.200	0.3465	0.3543	0.3622	
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835	
D3	-	5.500	-	-	0.2165	-	

Table 66. LQFP48 mechanical data (continued)

Symbol	millimeters			inches <sup>(1)</sup>		
Cymbol	Min	Тур	Max	Min	Тур	Max
Е	8.800	9.000	9.200	0.3465	0.3543	0.3622
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835
E3	-	5.500	-	-	0.2165	-
е	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
ccc	-	-	0.080	-	-	0.0031

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 29. Recommended footprint for LQFP48 package



1. Dimensions are expressed in millimeters.

## **Device marking**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

Product identification (1) STM32G070

CBTL

Date code

Revision code

MSv42185V1

Figure 30. LQFP48 package marking example

1. Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

57/

STM32G070CB/KB/RB Package information

## 6.3 LQFP32 package information

LQFP32 is a 32-pin, 7 x 7 mm low-profile quad flat package.

SEATING PLANE С 0.25 mm GAUGE PLANE CCC С D A D1 D3 16 -- $\blacksquare$ ₩ ш E3 П # ┲ Ш 珊 **IDENTIFICATION** <u>e</u> 5V\_ME\_V2

Figure 31. LQFP32 package outline

1. Drawing is not to scale.

Table 67. LQFP32 mechanical data

Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571



DS12766 Rev 2 87/93

**Package information** STM32G070CB/KB/RB

Table 67. LQFP32 mechanical data (continued)

Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Тур	Max	Min	Тур	Max
b	0.300	0.370	0.450	0.0118	0.0146	0.0177
С	0.090	-	0.200	0.0035	-	0.0079
D	8.800	9.000	9.200	0.3465	0.3543	0.3622
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835
D3	-	5.600	-	-	0.2205	-
E	8.800	9.000	9.200	0.3465	0.3543	0.3622
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835
E3	-	5.600	-	-	0.2205	-
е	-	0.800	-	-	0.0315	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
ccc	-	-	0.100	-	-	0.0039

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

9.70 5V\_FP\_V2

Figure 32. Recommended footprint for LQFP32 package

1. Dimensions are expressed in millimeters.

DS12766 Rev 2

88/93

## **Device marking**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 33. LQFP32 package marking example

1. Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

5

DS12766 Rev 2 89/93

## 6.4 Thermal characteristics

The operating junction temperature  $T_J$  must never exceed the maximum given in *Table 20: General operating conditions*.

The maximum junction temperature in °C that the device can reach if respecting the operating conditions, is:

$$T_J(max) = T_A(max) + P_D(max) \times \Theta_{JA}$$

#### where:

- T<sub>A</sub>(max) is the maximum operating ambient temperature in °C,
- Θ<sub>JA</sub> is the package junction-to-ambient thermal resistance, in °C/W,
- $\bullet \qquad \mathsf{P}_\mathsf{D} = \mathsf{P}_\mathsf{INT} + \mathsf{P}_\mathsf{I/O},$ 
  - P<sub>INT</sub> is power dissipation contribution from product of I<sub>DD</sub> and V<sub>DD</sub>
  - P<sub>I/O</sub> is power dissipation contribution from output ports where:

$$\mathsf{P}_\mathsf{I/O} = \Sigma \; (\mathsf{V}_\mathsf{OL} \times \mathsf{I}_\mathsf{OL}) + \Sigma \; ((\mathsf{V}_\mathsf{DDIO1} - \mathsf{V}_\mathsf{OH}) \times \mathsf{I}_\mathsf{OH}),$$

taking into account the actual  $\rm V_{OL}$  /  $\rm I_{OL}$  and  $\rm V_{OH}$  /  $\rm I_{OH}$  of the I/Os at low and high level in the application.

Table 68. Package thermal characteristics

Symbol	Parameter	Package	Value	Unit	
		LQFP64 10 × 10 mm	65		
(-)	Thermal resistance junction-ambient	LQFP48 7 × 7 mm	75	°C/W	
		LQFP32 7 × 7 mm	76		


## 6.4.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (still air). Available from www.jedec.org.

DS12766 Rev 2

90/93

## 7 Ordering information



For a list of available options (memory, package, and so on) or for further information on any aspect of this device, please contact your nearest ST sales office.



DS12766 Rev 2 91/93

Revision history STM32G070CB/KB/RB

# 8 Revision history

Table 69. Document revision history

Date	Revision	Changes
28-Nov-2018	1	Initial release.
		Cover page updated; Section 2: Description updated;
		Section 3.7.1: Power supply schemes: corrected minimum VDD and VDDA values;
		Section 3.14.1: Temperature sensor: "engineering bytes" replaced "System memory";
		Section 3.17: Inter-integrated circuit interface (I <sup>2</sup> C): SMBus and PMBus feature points;
		Section 3.18: Universal synchronous/asynchronous receiver transmitter (USART): max. speed corrected;
		Table 11: Note 3 inserted and note 4 modified;
		Table 17 updated;
11-Mar-2020	2	Table 18: Note 2 removed;
		Table 20: Redefined V <sub>IN</sub> ;
		Table 27 Typical current consumption in Run and Low-power run modes removed;
		depending on code executed
		Table 45: LU class modified from "II" to "II Level A";
		Table 48: I/O current condition for relaxed V <sub>OL</sub> /V <sub>OH</sub> corrected from 18 mA to 15 mA; section <i>Output driving current</i> corrected accordingly;
		Table 52: major update;
		Section 3.12: DMA request multiplexer (DMAMUX) added;
		Figures with package marking examples corrected.

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2020 STMicroelectronics – All rights reserved



DS12766 Rev 2 93/93