

**Freescale Semiconductor** 

Datasheet Addendum

MPC5642A\_AD Rev. 1, 12/2014

# MPC5642A Microcontroller Datasheet Addendum

This addendum describes corrections to the *MPC5642A Microcontroller Datasheet*, order number MPC5642A. For convenience, the addenda items are grouped by revision. Please check our website at http://www.freescale.com/powerarchitecture for the latest updates.

The current version available of the *MPC5642A Microcontroller Datasheet* is Revision 3.1.

#### Table of Contents

1	Addendum List for Revision 3.1	2
2	Revision History	2



© Freescale Semiconductor, Inc., 2014. All rights reserved.



#### **Addendum List for Revision 3.1** 1

Table 1. MPC5642A Rev 3.1 Addendum

Location	Description
	In "Temperature Sensor Electrical Characteristics" table, update the Min and Max value of "Accuracy" parameter to -20°C and +20°C, respectively.

#### **Revision History** 2

Table 2 provides a revision history for this datasheet addendum document.

#### Table 2. Revision History Table

Rev. Number	Substantive Changes	Date of Release
1.0	Initial release.	12/2014



#### How to Reach Us:

Home Page: freescale.com

Web Support: freescale.com/support Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address:freescale.com/SalesTermsandConditions.

Freescale, the Freescale logo, AltiVec, C-5, CodeTest, CodeWarrior, ColdFire, C-Ware, Energy Efficient Solutions logo, Kinetis, mobileGT, PowerQUICC, Processor Expert, QorlQ, Qorivva, StarCore, Symphony, and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, ColdFire+, CoreNet, Flexis, MagniV, MXC, Platform in a Package, QorlQ Qonverge, QUICC Engine, Ready Play, SafeAssure, SMARTMOS, TurboLink, Vybrid, and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2014 Freescale Semiconductor, Inc.

Document Number: MPC5642A\_AD Rev. 1 12/2014





### **Freescale Semiconductor**

Data Sheet: Technical Data

Document Number: MPC5642A Rev. 3.1, 06/2012

**VRoHS** 

# Qorivva MPC5642A Microcontroller Data Sheet


- 150 MHz e200z4 Power Architecture core
  - Variable length instruction encoding (VLE)
  - Superscalar architecture with 2 execution units
  - Up to 2 integer or floating point instructions per cycle
  - Up to 4 multiply and accumulate operations per cycle
- Memory organization
  - 2 MB on-chip flash memory with ECC and read-while-write (RWW)
  - 128 KB on-chip SRAM with standby functionality (32 KB) and ECC
  - 8 KB instruction cache (with line locking), configurable as 2- or 4-way
  - 14 + 3 KB eTPU code and data RAM
  - $-4 \times 4$  crossbar switch (XBAR)
  - 24-entry MMU
- Fail Safe Protection
  - 16-entry Memory Protection Unit (MPU)
  - CRC unit with 3 submodules
  - Junction temperature sensor
- Interrupt
  - Configurable interrupt controller (INTC) with non-maskable interrupt (NMI)
  - 64-channel eDMA
- Serial channels
  - 3 eSCI modules
  - 3 DSPI modules (2 of which support downstream Micro Second Channel [MSC])
  - 3 FlexCAN modules with 64 message buffers each
  - 1 FlexRay module (V2.1) up to 10 Mbit/s w/dual or single channel, 128 message objects, ECC

© Freescale Semiconductor, Inc., 2009, 2010, 2012. All rights reserved.

- 1 eMIOS
- 24 unified channels
- 1 eTPU2 (second generation eTPU)
- -32 standard channels

# **MPC5642A**





208 MAPBGA (17 x 17 mm)

324 TEPBGA (23 × 23 mm)

1 reaction module (6 channels with 3 outputs per channel)

176 LQFP

(24 × 24 mm)

- 2 enhanced queued analog-to-digital converters (eQADCs)
  - Forty 12-bit input channels (multiplexed on 2 ADCs); expandable to 56 channels with external multiplexers
  - 6 command queues
  - Trigger and DMA support
  - 688 ns minimum conversion time
- On-chip CAN/SCI Bootstrap loader with Boot Assist Module (BAM)
- Nexus: Class 3+ for core; Class 1 for eTPU
- JTAG (5-pin)
- Development Trigger Semaphore (DTS)
- EVTO pin for communication with external tool
- Clock generation
  - On-chip 4-40 MHz main oscillator
  - On-chip FMPLL (frequency-modulated phase-locked loop)
- Up to 112 general purpose I/O lines
  - Individually programmable as input, output or special function
  - Programmable threshold (hysteresis)
- · Power reduction modes: slow, stop, and standby
- Flexible supply scheme
  - 5 V single supply with external ballast
  - Multiple external supply: 5 V, 3.3 V, and 1.2 V



# NP

# **Table of Contents**

1	Introd	ction	
	1.1	ocument overview	3
	1.2	escription	3
	1.3	evice feature summary	3
	1.4	lock diagram	
	1.5	eature details	9
		.5.1 e200z4 core	9
		.5.2 Crossbar switch (XBAR)	
		.5.3 Enhanced direct memory access (eDMA)	
		.5.4 Interrupt controller (INTC)	
		.5.5 Memory protection unit (MPU)	
		.5.6 Frequency-modulated phase-locked loop (FMPLL).	
		.5.7 System integration unit (SIU)	
		.5.8 Flash memory	
		.5.9 Static random access memory (SRAM)	
		.5.10 Boot assist module (BAM)	
		.5.11 Enhanced modular input/output system	
		(eMIOS)	
		.5.12 Second generation enhanced time processin	
		unit (eTPU2)	
		.5.13 Reaction module (REACM)	
		.5.14 Enhanced queued analog-to-digital converte (eQADC)	
		.5.15 Deserial serial peripheral interface (DSPI) .	
		.5.16 Enhanced serial communications interface (eSCI)	
		.5.17 Controller area network (FlexCAN)	
		.5.18 FlexRay	
		.5.19 System timers	
		.5.20 Software watchdog timer (SWT)	
		.5.21 Cyclic redundancy check (CRC) module	
		.5.22 Error correction status module (ECSM)	
		.5.23 Peripheral bridge (PBRIDGE)	
		.5.24 Calibration bus interface	
		.5.25 Power management controller (PMC)	
		.5.26 Nexus port controller (NPC)	
		.5.27 JTAG controller (JTAGC)	
_	-	.5.28 Development trigger semaphore (DTS)	
2		and signal description	
	2.1	76 LQFP pinout.	
	2.2	08 MAP BGA ballmap	
	2.3	24 TEPBGA ballmap	
	2.4	ignal summary	

_	2.5	Signal details
3		rical characteristics 55
	3.1	Parameter classification
	3.2	Maximum ratings
	3.3	Thermal characteristics
		3.3.1 General notes for specifications at maximum
		junction temperature 59
	3.4	EMI (electromagnetic interference) characteristics 61
	3.5	Electrostatic discharge (ESD) characteristics 62
	3.6	Power management control (PMC) and power on
		reset (POR) electrical specifications
		3.6.1 Regulator example
		3.6.2 Recommended power transistors
	3.7	Power up/down sequencing
	3.8	DC electrical specifications
	3.9	I/O pad current specifications
		3.9.1 I/O pad V <sub>BC33</sub> current specifications
		3.9.2 LVDS pad specifications
	3.10	Oscillator and PLLMRFM electrical characteristics 75
	3.11	Temperature sensor electrical characteristics 77
	3.12	eQADC electrical characteristics
	3.13	Configuring SRAM wait states
	3.14	Platform flash controller electrical characteristics 80
	3.15	Flash memory electrical characteristics
	3.16	AC specifications
		3.16.1 Pad AC specifications
	3.17	AC timing
		3.17.1 Reset and configuration pin timing
		3.17.2 IEEE 1149.1 interface timing
		3.17.3 Nexus timing
		3.17.4 Calibration bus interface timing
		3.17.5 External interrupt timing (IRQ pin)
		3.17.6 eTPU timing
		3.17.7 eMIOS timing 100
		3.17.8 DSPI timing 100
		3.17.9 eQADC SSI timing 107
		3.17.10FlexCAN system clock source
4	Packa	ages
	4.1	Package mechanical data 109
		4.1.1 176 LQFP 109
		4.1.2 208 MAPBGA 112
		4.1.3 324 TEPBGA 114
5	Orde	ring information 116
6	Docu	ment revision history 117



### 1.1 Document overview

This document provides electrical specifications, pin assignments, and package diagrams for the MPC5642A series of microcontroller units (MCUs). It also describes the device features and highlights important electrical and physical characteristics. For functional characteristics, refer to the device reference manual.

## 1.2 Description

This microcontroller is a 32-bit system-on-chip (SoC) device intended for use in mid-range engine control and automotive transmission control applications.

It is compatible with devices in Freescale's MPC5600 family and offers performance and capabilities beyond the MPC5632M devices.

The microcontroller's e200z4 host processor core is built on the Power Architecture<sup>®</sup> technology and designed specifically for embedded applications. In addition to the Power Architecture technology, this core supports instructions for digital signal processing (DSP).

The device has two levels of memory hierarchy consisting of 8 KB of instruction cache, backed by a 128 KB on-chip SRAM and a 2 MB internal flash memory.

For development, the device includes a calibration bus that is accessible only when using the Freescale VertiCal Calibration System.

### 1.3 Device feature summary

Table 1 summarizes the MPC5642A features and compares them to those of the MPC5644A.

Feature	MPC5642A	MPC5644A
Process	90 nm	
Core	e20	0z4
SIMD	Ye	es
VLE	Ye	es
Cache	8 KB instruction	
Non-Maskable Interrupt (NMI)	NMI and Crit	ical Interrupt
MMU	24-entry 16-entry	
MPU		
Crossbar switch	4 × 4	5 × 4
Core performance	0–150	) MHz
Windowing software watchdog	Yes	
Core Nexus	Class 3+	
SRAM	128 KB	192 KB
Flash	2 MB	4 MB
Flash fetch accelerator	4 × 128-bit	4 × 256-bit

MPC5642A Microcontroller Data Sheet, Rev. 3.1

Freescale Semiconductor

Feature	MPC5642A	MPC5644A
External bus	None	16-bit (incl. 32-bit muxed)
Calibration bus	16-bit (incl. 3	32-bit muxed)
DMA	64 channels	
DMA Nexus	No	one
Serial		3
eSCI_A	Yes (MS	C uplink)
eSCI_B	Yes (MS	C uplink)
eSCI_C	Y	es
CAN		3
CAN_A	64 messa	ige buffers
CAN_B	64 messa	ige buffers
CAN_C	64 messa	ige buffers
SPI		3
Micro Second Channel (MSC) bus downlink	Y	es
DSPI_A	Ν	lo
DSPI_B	Yes (wit	h LVDS)
DSPI_C	Yes (wit	h LVDS)
DSPI_D	Y	es
FlexRay	Yes	
System timers	5 PIT channels 4 STM channels 1 Software Watchdog	
eMIOS	24 channels	
eTPU	32-channel eTPU2	
Code memory	14	KB
Data memory	3	KB
Reaction module	6 cha	annels
Interrupt controller	485 channels <sup>1</sup>	
ADC	40 channels	
ADC_0	Y	es
ADC_1	Y	es
Temperature sensor	Y	es
Variable gain amplifier	Y	es
Decimation filter	:	2
Sensor diagnostics	Y	es

#### Table 1. MPC5642A device feature summary (continued)

Freescale Semiconductor



#### Table 1. MPC5642A device feature summary (continued)

Feature	MPC5642A	MPC5644A
CRC	Yes	
FMPLL	Yes	
VRC	Yes	
Supplies	5 V, 3.3 V <sup>2</sup>	
Low-power modes	Stop mode Slow mode	
Packages	176 LQFP <sup>3</sup> 208 MAPBGA <sup>3,4</sup> 324 TEPBGA <sup>5</sup> 496-pin CSP <sup>6</sup>	176 LQFP <sup>3</sup> 208 MAPBGA <sup>3,4</sup> 324 TEPBGA <sup>5</sup> 496-pin CSP <sup>6</sup>

<sup>1</sup> 197 interrupt vectors are reserved.

 $^2\ 5$  V single supply only for 176 LQFP

<sup>3</sup> Pinout compatible with Freescale's MPC5634M devices

<sup>4</sup> Pinout compatible with Freescale's MPC5534

<sup>5</sup> Ballmap upwardly compatible with the standardized package ballmap used for various Freescale MPC563xM family members

<sup>6</sup> For Freescale VertiCal Calibration System only

### 1.4 Block diagram

Figure 1 shows a top-level block diagram of the MPC5642A series.








Table 2 summarizes the functions of the blocks present on the MPC5642A series microcontrollers.

#### Table 2. MPC5642A series block summary

Block	Function
Boot assist module (BAM)	Block of read-only memory containing executable code that searches for user-supplied boot code and, if none is found, executes the BAM boot code resident in device ROM
Calibration bus interface	Transfers data across the crossbar switch to/from peripherals attached to the calibration system connector
Controller area network (FlexCAN)	Supports the standard CAN communications protocol
Crossbar switch (XBAR)	Internal busmaster
Cyclic redundancy check (CRC)	CRC checksum generator
Deserial serial peripheral interface (DSPI)	Provides a synchronous serial interface for communication with external devices
e200z4 core	Executes programs and interrupt handlers
Enhanced direct memory access (eDMA)	Performs complex data movements with minimal intervention from the core.
Enhanced modular input-output system (eMIOS)	Provides the functionality to generate or measure events
Enhanced queued analog-to-digital converter (eQADC)	Provides accurate and fast conversions for a wide range of applications
Enhanced serial communication interface (eSCI)	Provides asynchronous serial communication capability with peripheral devices and other microcontroller units
Enhanced time processor unit (eTPU2)	Second-generation co-processor processes real-time input events, performs output waveform generation, and accesses shared data without host intervention
Error Correction Status Module (ECSM)	The Error Correction Status Module supports a number of miscellaneous control functions for the platform, and includes registers for capturing information on platform memory errors if error-correcting codes (ECC) are implemented
Flash memory	Provides storage for program code, constants, and variables
FlexRay	Provides high-speed distributed control for advanced automotive applications
Frequency-modulated phase-locked loop (FMPLL)	Generates high-speed system clocks and supports programmable frequency modulation
Interrupt controller (INTC)	Provides priority-based preemptive scheduling of interrupt requests
JTAG controller	Provides the means to test chip functionality and connectivity while remaining transparent to system logic when not in test mode
Memory protection unit (MPU)	Provides hardware access control for all memory references generated
Nexus port controller (NPC)	Provides real-time development support capabilities in compliance with the IEEE-ISTO 5001-2010 standard
Periodic interrupt timer (PIT)	Produces periodic interrupts and triggers
Reaction Module (REACM)	Works in conjunction with the eQADC and eTPU2 to increase system performance by removing the CPU from the current control loop.

MPC5642A Microcontroller Data Sheet, Rev. 3.1

NP



Block	Function
System Integration Unit (SIU)	Controls MCU reset configuration, pad configuration, external interrupt, general purpose I/O (GPIO), internal peripheral multiplexing, and the system reset operation.
Static random-access memory (SRAM)	Provides storage for program code, constants, and variables
System timers	Includes periodic interrupt timer with real-time interrupt; output compare timer and system watchdog timer
System watchdog timer (SWT)	Provides protection from runaway code
Temperature sensor	Provides the temperature of the device as an analog value

#### Table 2. MPC5642A series block summary (continued)



### 1.5 Feature details

#### 1.5.1 e200z4 core

MPC5642A devices have a high performance e200z4 core processor:

- 32-bit Power Architecture technology programmer's model
- Variable Length Encoding (VLE) enhancements
- Dual issue, 32-bit Power Architecture technology compliant CPU
- 8 KB, 2/4-way set associative instruction cache
- Thirty-two 64-bit general purpose registers (GPRs)
- Memory Management Unit (MMU) with 24-entry fully-associative translation look-aside buffer (TLB)
- Harvard Architecture: Separate instruction bus and load/store bus
- Vectored interrupt support
- Non-maskable interrupt input
- Critical Interrupt input
- New 'Wait for Interrupt' instruction, to be used with new low power modes
- · Reservation instructions for implementing read-modify-write accesses
- Signal processing extension (SPE) APU
- Single Precision Floating point (scalar and vector)
- Nexus Class 3+ debug
- Process ID manipulation for the MMU using an external tool
- In-order execution and retirement
- Precise exception handling
- Branch processing unit
  - Dedicated branch address calculation adder
  - Branch target prefetching using 8-entry BTB
- Supports independent instruction and data accesses to different memory subsystems, such as SRAM and flash memory via independent Instruction and Data BIUs
- Load/store unit
  - 2-cycle load latency
  - Fully pipelined
  - Big and Little endian support
  - Misaligned access support
- Signal Processing Extension (SPE1.1) APU supporting SIMD fixed-point operations using the 64-bit General Purpose Register file
- Embedded Floating-Point (EFP2) APU supporting scalar and vector SIMD single-precision floating-point operations, using the 64-bit General Purpose Register file
- Power management
  - Low power design extensive clock gating
  - Power saving modes: wait
  - Dynamic power management of execution units, cache and MMU
- Testability
  - Synthesizeable, MuxD scan design
  - ABIST/MBIST for arrays
  - Built-in Parallel Signature Unit



• Calibration support allowing an external tool to modify address mapping

### 1.5.2 Crossbar switch (XBAR)

The XBAR multiport crossbar switch supports simultaneous connections between four master ports and four slave ports. The crossbar supports a 32-bit address bus width and a 64-bit data bus width.

The crossbar allows three concurrent transactions to occur from the master ports to any slave port but each master must access a different slave. If a slave port is simultaneously requested by more than one master port, arbitration logic selects the higher priority master and grants it ownership of the slave port. All other masters requesting that slave port are stalled until the higher priority master completes its transactions. Requesting masters are treated with equal priority and are granted access to a slave port in round-robin fashion, based upon the ID of the last master to be granted access. The crossbar provides the following features:

- 4 master ports
  - CPU instruction bus
  - CPU data bus
  - eDMA
  - FlexRay
- 4 slave ports
- Flash
- Calibration bus interface
- SRAM
- Peripheral bridge
- 32-bit internal address, 64-bit internal data paths

### 1.5.3 Enhanced direct memory access (eDMA)

The enhanced direct memory access (eDMA) controller is a second-generation module capable of performing complex data movements via 64 programmable channels, with minimal intervention from the host processor. The hardware micro-architecture includes a DMA engine which performs source and destination address calculations, and the actual data movement operations, along with an SRAM-based memory containing the transfer control descriptors (TCD) for the channels. This implementation minimizes overall block size. The eDMA module provides the following features:

- All data movement via dual-address transfers: read from source, write to destination
- Programmable source and destination addresses, transfer size, plus support for enhanced addressing modes
- Transfer control descriptor organized to support two-deep, nested transfer operations
- An inner data transfer loop defined by a "minor" byte transfer count
- An outer data transfer loop defined by a "major" iteration count
- Channel activation via one of three methods:
  - Explicit software initiation
  - Initiation via a channel-to-channel linking mechanism for continuous transfers
  - Peripheral-paced hardware requests (one per channel)
- Support for fixed-priority and round-robin channel arbitration
- Channel completion reported via optional interrupt requests
- 1 interrupt per channel, optionally asserted at completion of major iteration count
- Error termination interrupts optionally enabled
- Support for scatter/gather DMA processing
- Ability to suspend channel transfers by a higher priority channel



### 1.5.4 Interrupt controller (INTC)

The INTC provides priority-based preemptive scheduling of interrupt requests, suitable for statically scheduled hard real-time systems.

For high priority interrupt requests, the time from the assertion of the interrupt request from the peripheral to when the processor is executing the interrupt service routine (ISR) has been minimized. The INTC provides a unique vector for each interrupt request source for quick determination of which ISR needs to be executed. It also provides an ample number of priorities so that lower priority ISRs do not delay the execution of higher priority ISRs. To allow the appropriate priorities for each source of interrupt request, the priority of each interrupt request is software configurable.

When multiple tasks share a resource, coherent accesses to that resource need to be supported. The INTC supports the priority ceiling protocol for coherent accesses. By providing a modifiable priority mask, the priority can be raised temporarily so that all tasks which share the resource cannot preempt each other.

The INTC provides the following features:

- 9-bit vector addresses
- Unique vector for each interrupt request source
- · Hardware connection to processor or read from register
- Each interrupt source can assigned a specific priority by software
- · Preemptive prioritized interrupt requests to processor
- ISR at a higher priority preempts executing ISRs or tasks at lower priorities
- Automatic pushing or popping of preempted priority to or from a LIFO
- Ability to modify the ISR or task priority to implement the priority ceiling protocol for accessing shared resources
- Low latency—3 clocks from receipt of interrupt request from peripheral to interrupt request to processor

This device also includes a non-maskable interrupt (NMI) pin that bypasses the INTC and multiplexing logic.

#### **1.5.5** Memory protection unit (MPU)

The Memory Protection Unit (MPU) provides hardware access control for all memory references generated in a device. Using preprogrammed region descriptors, which define memory spaces and their associated access rights, the MPU concurrently monitors all system bus transactions and evaluates the appropriateness of each transfer. Memory references with sufficient access control rights are allowed to complete; references that are not mapped to any region descriptor or have insufficient rights are terminated with a protection error response.

The MPU has these major features:

- Support for 16 memory region descriptors, each 128 bits in size
  - Specification of start and end addresses provide granularity for region sizes from 32 bytes to 4 GB
  - MPU is invalid at reset, thus no access restrictions are enforced
  - 2 types of access control definitions: processor core bus master supports the traditional {read, write, execute} permissions with independent definitions for supervisor and user mode accesses; the remaining non-core bus masters (eDMA, FlexRay) support {read, write} attributes
  - Automatic hardware maintenance of the region descriptor valid bit removes issues associated with maintaining a coherent image of the descriptor
  - Alternate memory view of the access control word for each descriptor provides an efficient mechanism to dynamically alter the access rights of a descriptor only
  - For overlapping region descriptors, priority is given to permission granting over access denying as this approach
    provides more flexibility to system software
- Support for two XBAR slave port connections (SRAM and PBRIDGE)
  - For each connected XBAR slave port (SRAM and PBRIDGE), MPU hardware monitors every port access using the preprogrammed memory region descriptors



- An access protection error is detected if a memory reference does not hit in any memory region or the reference is flagged as illegal in all memory regions where it does hit. In the event of an access error, the XBAR reference is terminated with an error response and the MPU inhibits the bus cycle being sent to the targeted slave device
- 64-bit error registers, one for each XBAR slave port, capture the last faulting address, attributes, and detail information

### 1.5.6 Frequency-modulated phase-locked loop (FMPLL)

The FMPLL allows the user to generate high speed system clocks from a 4 MHz to 40 MHz crystal oscillator or external clock generator. Further, the FMPLL supports programmable frequency modulation of the system clock. The PLL multiplication factor, output clock divider ratio are all software configurable. The PLL has the following major features:

- Input clock frequency from 4 MHz to 40 MHz
- Reduced frequency divider (RFD) for reduced frequency operation without forcing the PLL to relock
- 3 modes of operation
  - Bypass mode with PLL off
  - Bypass mode with PLL running (default mode out of reset)
  - PLL normal mode
  - Each of the 3 modes may be run with a crystal oscillator or an external clock reference
- Programmable frequency modulation
  - Modulation enabled/disabled through software
  - Triangle wave modulation up to 100 kHz modulation frequency
  - Programmable modulation depth (0% to 2% modulation depth)
  - Programmable modulation frequency dependent on reference frequency
- Lock detect circuitry reports when the PLL has achieved frequency lock and continuously monitors lock status to report loss of lock conditions
- Clock Quality Module
  - Detects the quality of the crystal clock and causes interrupt request or system reset if error is detected
  - Detects the quality of the PLL output clock; if error detected, causes system reset or switches system clock to crystal clock and causes interrupt request
- Programmable interrupt request or system reset on loss of lock
- Self-clocked mode (SCM) operation

### 1.5.7 System integration unit (SIU)

The MPC5642A SIU controls MCU reset configuration, pad configuration, external interrupt, general purpose I/O (GPIO), internal peripheral multiplexing, and the system reset operation. The reset configuration block contains the external pin boot configuration logic. The pad configuration block controls the static electrical characteristics of I/O pins. The GPIO block provides uniform and discrete input/output control of the I/O pins of the MCU. The reset controller performs reset monitoring of internal and external reset sources, and drives the RSTOUT pin. Communication between the SIU and the e200z4 CPU core is via the crossbar switch. The SIU provides the following features:

- System configuration
  - MCU reset configuration via external pins
  - Pad configuration control for each pad
  - Pad configuration control for virtual I/O via DSPI serialization
- System reset monitoring and generation
  - Power-on reset support
  - Reset status register provides last reset source to software



- Glitch detection on reset input
- Software controlled reset assertion
- External interrupt
  - Rising or falling edge event detection
  - Programmable digital filter for glitch rejection
  - Critical Interrupt request
  - Non-Maskable Interrupt request
- GPIO
  - Centralized control of I/O and bus pins
  - Virtual GPIO via DSPI serialization (requires external deserialization device)
  - Dedicated input and output registers for setting each GPIO and Virtual GPIO pin
- Internal multiplexing
  - Allows serial and parallel chaining of DSPIs
  - Allows flexible selection of eQADC trigger inputs
  - Allows selection of interrupt requests between external pins and DSPI
  - From a set of eTPU output channels, allows selection of source signals for decimation filter integrators

#### 1.5.8 Flash memory

The MPC5642A provides 2 MB of programmable, non-volatile, flash memory. The non-volatile memory (NVM) can be used to store instructions or data, or both. The flash module includes a Fetch Accelerator that optimizes the performance of the flash array to match the CPU architecture. The flash module interfaces the system bus to a dedicated flash memory array controller. For CPU 'loads', DMA transfers and CPU instruction fetch, it supports a 64-bit data bus width at the system bus port, and 128-bit read data interfaces to flash memory. The module contains a prefetch controller which prefetches sequential lines of data from the flash array into the buffers. Prefetch buffer hits allow no-wait responses.

The flash memory provides the following features:

- Supports a 64-bit data bus for instruction fetch, CPU loads and DMA access. Byte, halfword, word and doubleword
  reads are supported. Only aligned word and doubleword writes are supported.
- Fetch Accelerator
  - Architected to optimize the performance of the flash
  - Configurable read buffering and line prefetch support
  - 4-entry 128-bit wide line read buffer
  - Prefetch controller
- Hardware and software configurable read and write access protections on a per-master basis
- Interface to the flash array controller pipelined with a depth of one, allowing overlapped accesses to proceed in parallel for pipelined flash array designs
- Configurable access timing usable in a wide range of system frequencies
- Multiple-mapping support and mapping-based block access timing (0–31 additional cycles) usable for emulation of other memory types
- Software programmable block program/erase restriction control
- Erase of selected block(s)
- Read page size of 128 bits (4 words)
- ECC with single-bit correction, double-bit detection
- Program page size of 128 bits (4 words) to accelerate programming
- ECC single-bit error corrections are visible to software
- Minimum program size is 2 consecutive 32-bit words, aligned on a 0-modulo-8 byte address, due to ECC



- Embedded hardware program and erase algorithm
- Erase suspend, program suspend and erase-suspended program
- Shadow information stored in non-volatile shadow block
- Independent program/erase of the shadow block

### 1.5.9 Static random access memory (SRAM)

The SRAM provides 128 KB of general purpose system SRAM. The first 32 KB block of the SRAM is powered by its own power supply pin only during standby operation.

The SRAM controller includes these features:

- 128 KB data RAM implemented as eight 16 KB (2048 × 78 bits) blocks
- Each 16 KB block has 2 rows repairable (RAMs with internal repair feature)
- Supports read/write accesses mapped to the SRAM memory from any master
- 32 KB block powered by separate supply for standby operation
- Byte, halfword, word and doubleword addressable
- ECC performs single bit correction, double bit detection

### 1.5.10 Boot assist module (BAM)

The BAM is a block of read-only memory that is programmed once by Freescale and is identical for all MPC5642A MCUs. The BAM program is executed every time the MCU is powered on or reset in normal mode. The BAM supports different modes of booting. They are:

- Booting from internal flash memory
- Serial boot loading (boot code is downloaded into RAM via eSCI or the FlexCAN and then executed)

The BAM also reads the reset configuration half word (RCHW) from internal flash memory and configures the MPC5642A hardware accordingly. The BAM provides the following features:

- Sets up MMU to cover all resources and mapping of all physical addresses to logical addresses with minimum address translation
- Sets up MMU to allow user boot code to execute as either Power Architecture technology code (default) or as Freescale VLE code
- Location and detection of user boot code
- Automatic switch to serial boot mode if internal flash is blank or invalid
- Supports user programmable 64-bit password protection for serial boot mode
- Supports serial bootloading via FlexCAN bus and eSCI using Freescale protocol
- Supports serial bootloading via FlexCAN bus and eSCI with auto baud rate sensing
- Supports serial bootloading of either Power Architecture technology code (default) or Freescale VLE code
- Supports booting from calibration bus interface
- Supports censorship protection for internal flash memory
- Provides an option to enable the core watchdog timer
- Provides an option to disable the system watchdog timer

### 1.5.11 Enhanced modular input/output system (eMIOS)

The eMIOS timer module provides the capability to generate or measure events in hardware.

The eMIOS module features include:

• Twenty-four 24-bit wide channels



- 3 channels' internal timebases sharable between channels
- 1 timebase from eTPU2 can be imported and used by the channels
- Global enable feature for all eMIOS and eTPU timebases
- Dedicated pin for each channel (not available on all package types)
- Each channel (0–23) supports the following functions:
  - General Purpose Input/Output (GPIO)
  - Single Action Input Capture (SAIC)
  - Single Action Output Compare (SAOC)
  - Output Pulse Width Modulation Buffered (OPWMB)
  - Input Period Measurement (IPM)
  - Input Pulse Width Measurement (IPWM)
  - Double Action Output Compare (DOAC)
  - Modulus Counter Buffered (MCB)
  - Output Pulse Width & Frequency Modulation Buffered (OPWFMB)
- Each channel has its own pin (not available on all package types)

### 1.5.12 Second generation enhanced time processing unit (eTPU2)

The eTPU2 is an enhanced co-processor designed for timing control. Operating in parallel with the host CPU, the eTPU2 processes instructions and real-time input events, performs output waveform generation, and accesses shared data without host intervention. Consequently, for each timer event, the host CPU setup and service times are minimized or eliminated. A powerful timer subsystem is formed by combining the eTPU2 with its own instruction and data RAM. High-level assembler/compiler and documentation allows customers to develop their own functions on the eTPU2.

MPC5642A devices feature the second generation of the eTPU, called eTPU2. Enhancements of the eTPU2 over the standard eTPU include:

- The Timer Counter (TCR1), channel logic and digital filters (both channel and the external timer clock input [TCRCLK]) now have an option to run at full system clock speed or system clock / 2.
- Channels support unordered transitions: transition 2 can now be detected before transition 1. Related to this enhancement, the transition detection latches (TDL1 and TDL2) can now be independently negated by microcode.
- A new User Programmable Channel Mode has been added: the blocking, enabling, service request and capture characteristics of this channel mode can be programmed via microcode.
- Microinstructions now provide an option to issue Interrupt and Data Transfer requests selected by channel. They can also be requested simultaneously at the same instruction.
- Channel Flags 0 and 1 can now be tested for branching, in addition to selecting the entry point.
- Channel digital filters can be bypassed.

The eTPU2 includes these distinctive features:

- 32 channels; each channel associated with one input and one output signal
  - Enhanced input digital filters on the input pins for improved noise immunity
  - Identical, orthogonal channels: each channel can perform any time function. Each time function can be assigned to more than one channel at a given time, so each signal can have any functionality.
  - Each channel has an event mechanism which supports single and double action functionality in various combinations. It includes two 24-bit capture registers, two 24-bit match registers, 24-bit greater-equal and equal-only comparators.
  - Input and output signal states visible from the host
- 2 independent 24-bit time bases for channel synchronization:
  - First time base clocked by system clock with programmable prescale division from 2 to 512 (in steps of 2), or by output of second time base prescaler



- Second time base counter can work as a continuous angle counter, enabling angle based applications to match angle instead of time
- Both time bases can be exported to the eMIOS timer module
- Both time bases visible from the host
- Event-triggered microengine:
  - Fixed-length instruction execution in two-system-clock microcycle
  - 14 KB of code memory (SCM)
  - 3 KB of parameter (data) RAM (SPRAM)
  - Parallel execution of data memory, ALU, channel control and flow control sub-instructions in selected combinations
  - 32-bit microengine registers and 24-bit wide ALU, with 1 microcycle addition and subtraction, absolute value, bitwise logical operations on 24-bit, 16-bit, or byte operands, single-bit manipulation, shift operations, sign extension and conditional execution
  - Additional 24-bit Multiply/MAC/Divide unit which supports all signed/unsigned Multiply/MAC combinations, and unsigned 24-bit divide. The MAC/Divide unit works in parallel with the regular microcode commands.
- · Resource sharing features support channel use of common channel registers, memory and microengine time:
  - Hardware scheduler works as a "task management" unit, dispatching event service routines by predefined, host-configured priority
  - Automatic channel context switch when a "task switch" occurs, that is, one function thread ends and another begins to service a request from other channel: channel-specific registers, flags and parameter base address are automatically loaded for the next serviced channel
  - SPRAM shared between host CPU and eTPU2, supporting communication either between channels and host or inter-channel
  - Hardware implementation of 4 semaphores support coherent parameter sharing between both eTPU engines
  - Dual-parameter coherency hardware support allows atomic access to 2 parameters by host
  - Test and development support features:
    - Nexus Class 1 debug, supporting single-step execution, arbitrary microinstruction execution, hardware breakpoints and watchpoints on several conditions
    - Software breakpoints
    - SCM continuous signature-check built-in self test MISC (multiple input signature calculator), runs concurrently with eTPU2 normal operation

### 1.5.13 Reaction module (REACM)

The REACM provides the ability to modulate output signals to manage closed loop control without CPU assistance. It works in conjunction with the eQADC and eTPU2 to increase system performance by removing the CPU from the current control loop.

The REACM has the following features:

- 6 reaction channels with peak and hold control blocks
- Each channel output is a bus of 3 signals, providing ability to control 3 inputs.
- Each channel can implement a peak and hold waveform, making it possible to implement up to six independent peak and hold control channels

Target applications include solenoid control for direct injection systems and valve control in automatic transmissions.



### 1.5.14 Enhanced queued analog-to-digital converter (eQADC)

The eQADC block provides accurate and fast conversions for a wide range of applications. The eQADC provides a parallel interface to two on-chip analog-to-digital converters (ADC), and a single master to single slave serial interface to an off-chip external device. Both on-chip ADCs have access to all the analog channels.

The eQADC prioritizes and transfers commands from six command conversion command 'queues' to the on-chip ADCs or to the external device. The block can also receive data from the on-chip ADCs or from an off-chip external device into the six result queues, in parallel, independently of the command queues. The six command queues are prioritized with Queue\_0 having the highest priority and Queue\_5 the lowest. Queue\_0 also has the added ability to bypass all buffering and queuing and abort a currently running conversion on either ADC and start a Queue\_0 conversion. This means that Queue\_0 will always have a deterministic time from trigger to start of conversion, irrespective of what tasks the ADCs were performing when the trigger occurred. The eQADC supports software and external hardware triggers from other blocks to initiate transfers of commands from the queues to the on-chip ADCs or to the external device. It also monitors the fullness of command queues and result queues, and accordingly generates DMA or interrupt requests to control data movement between the queues and the system memory, which is external to the eQADC.

The ADCs also support features designed to allow the direct connection of high impedance acoustic sensors that might be used in a system for detecting engine knock. These features include differential inputs; integrated variable gain amplifiers for increasing the dynamic range; programmable pull-up and pull-down resistors for biasing and sensor diagnostics.

The eQADC also integrates a programmable decimation filter capable of taking in ADC conversion results at a high rate, passing them through a hardware low pass filter, then down-sampling the output of the filter and feeding the lower sample rate results to the result FIFOs. This allows the ADCs to sample the sensor at a rate high enough to avoid aliasing of out-of-band noise; while providing a reduced sample rate output to minimize the amount DSP processing bandwidth required to fully process the digitized waveform.

The eQADC provides the following features:

- Dual on-chip ADCs
  - 2 × 12-bit ADC resolution
  - Programmable resolution for increased conversion speed (12-bit, 10-bit, 8-bit)
    - 12-bit conversion time 938 ns (1M sample/s)
    - 10-bit conversion time 813 ns (1.2M sample/s)
    - 8-bit conversion time 688 ns (1.4M sample/s)
  - Up to 10-bit accuracy at 500K sample/s and 8-bit accuracy at 1M sample/s
  - Differential conversions
  - Single-ended signal range from 0 to 5 V
  - Sample times of 2 (default), 8, 64, or 128 ADC clock cycles
  - Provides time stamp information when requested
  - Allows time stamp information relative to eTPU clock sources, such as an angle clock
  - Parallel interface to eQADC command FIFOs (CFIFOs) and result FIFOs (RFIFOs)
  - Supports both right-justified unsigned and signed formats for conversion results
- 40 single-ended input channels, expandable to 56 channels with external multiplexers (supports 4 external 8-to-1 muxes)
- 8 channels can be used as 4 pairs of differential analog input channels
- Differential channels include variable gain amplifier for improved dynamic range (×1, ×2, ×4)
- Differential channels include programmable pull-up and pull-down resistors for biasing and sensor diagnostics (200 k $\Omega$ , 100 k $\Omega$ , 5 k $\Omega$ )
- Additional internal channels for monitoring voltages (such as core voltage, I/O voltage, LVI voltages, etc.) inside the device
- · An internal bandgap reference to allow absolute voltage measurements
- Silicon die temperature sensor

#### MPC5642A Microcontroller Data Sheet, Rev. 3.1

#### Freescale Semiconductor



- Provides temperature of silicon as an analog value
- Read using an internal ADC analog channel
- May be read with either ADC
- 2 decimation filters
  - Programmable decimation factor (1 to 16)
  - Selectable IIR or FIR filter
  - Up to 4th order IIR or 8th order FIR
  - Programmable coefficients
  - Saturated or non-saturated modes
  - Programmable Rounding (Convergent; Two's Complement; Truncated)
  - Prefill mode to precondition the filter before the sample window opens
  - Supports Multiple Cascading Decimation Filters to implement more complex filter designs
  - Optional Absolute Integrators on the output of Decimation Filters
- Full duplex synchronous serial interface (SSI) to an external device
  - Free-running clock for use by an external device
  - Supports a 26-bit message length
- Priority based queues
  - Supports 6 queues with fixed priority. When commands of distinct queues are bound for the same ADC, the higher
    priority queue is always served first
  - Queue\_0 can bypass all prioritization, buffering and abort current conversions to start a Queue\_0 conversion a
    deterministic time after the queue trigger
  - Supports software and hardware trigger modes to arm a particular queue
  - Generates interrupt when command coherency is not achieved
- External hardware triggers
  - Supports rising edge, falling edge, high level and low level triggers
  - Supports configurable digital filter

### **1.5.15** Deserial serial peripheral interface (DSPI)

The DSPI block provides a synchronous serial interface for communication between the MPC5642A MCU and external devices. The DSPI supports pin count reduction through serialization and deserialization of eTPU and eMIOS channels and memory-mapped registers. The channels and register content are transmitted using a SPI-like protocol. This SPI-like protocol is completely configurable for baud rate, polarity and phase, frame length, chip select assertion, etc. Each bit in the frame may be configured to serialize either eTPU channels, eMIOS channels or GPIO signals. The DSPI can be configured to serialize data to an external device that implements the Microsecond Bus protocol. There are three identical DSPI blocks on the MPC5642A MCU. The DSPI pins support 5 V logic levels or Low Voltage Differential Signalling (LVDS) to improve high speed operation.

DSPI module features include:

- Selectable LVDS pads working at 40 MHz for SOUT and SCK pins for DSPI\_B and DSPI\_C
- Support for downstream Micro Second Channel (MSC) with Timed Serial Bus (TSB) configuration on DSPI\_B and DSPI\_C
- 3 sources of serialized data: eTPU\_A, eMIOS output channels, and memory-mapped register in the DSPI
- 4 destinations for deserialized data: eTPU\_A and eMIOS input channels, SIU external Interrupt input request, memory-mapped register in the DSPI
- 32-bit DSI and TSB modes require 32 PCR registers, 32 GPO and GPI registers in the SIU to select either GPIO, eTPU or eMIOS bits for serialization
- The DSPI module can generate and check parity in a serial frame



### 1.5.16 Enhanced serial communications interface (eSCI)

Three eSCI modules provide asynchronous serial communications with peripheral devices and other MCUs, and include support to interface to Local Interconnect Network (LIN) slave devices. Each eSCI block provides the following features:

- Full-duplex operation
- Standard mark/space non-return-to-zero (NRZ) format
- 13-bit baud rate selection
- Programmable 8-bit or 9-bit data format
- Programmable 12-bit or 13-bit data format for Timed Serial Bus (TSB) configuration to support the Microsecond bus standard
- Automatic parity generation
- LIN support
  - Compatible with LIN slaves from revisions 1.x and 2.0 of the LIN standard
  - Autonomous transmission of entire frames
  - Configurable to support all revisions of the LIN standard
  - Automatic parity bit generation
  - Double stop bit after bit error
  - 10- or 13-bit break support
- Separately enabled transmitter and receiver
- Programmable transmitter output parity
- 2 receiver wake-up methods:
  - Idle line wake-up
  - Address mark wake-up
- Interrupt-driven operation with flags
- Receiver framing error detection
- Hardware parity checking
- 1/16 bit-time noise detection
- DMA support for both transmit and receive data
  - Global error bit stored with receive data in system RAM to allow post processing of errors

### 1.5.17 Controller area network (FlexCAN)

The MPC5642A MCU includes three FlexCAN blocks. The FlexCAN module is a communication controller implementing the CAN protocol according to Bosch Specification version 2.0B. The CAN protocol was designed to be used primarily as a vehicle serial data bus, meeting the specific requirements of this field: real-time processing, reliable operation in the EMI environment of a vehicle, cost-effectiveness and required bandwidth. Each FlexCAN module contains 64 message buffers.

The FlexCAN modules provide the following features:

- Based on and including all existing features of the Freescale TouCAN module
- Full Implementation of the CAN protocol specification, Version 2.0B
  - Standard data and remote frames
  - Extended data and remote frames
  - Zero to eight bytes data length
  - Programmable bit rate up to 1 Mbit/s
- Content-related addressing
- 64 message buffers of 0 to 8 bytes data length
- Individual Rx Mask Register per message buffer

# NP

#### Introduction

- Each message buffer configurable as Rx or Tx, all supporting standard and extended messages
- Includes 1088 bytes of embedded memory for message buffer storage
- Includes 256-byte memory for storing individual Rx mask registers
- Full-featured Rx FIFO with storage capacity for 6 frames and internal pointer handling
- Powerful Rx FIFO ID filtering, capable of matching incoming IDs against 8 extended, 16 standard or 32 partial (8 bits) IDs, with individual masking capability
- Selectable backwards compatibility with previous FlexCAN versions
- Programmable clock source to the CAN Protocol Interface, either system clock or oscillator clock
- Listen only mode capability
- Programmable loop-back mode supporting self-test operation
- 3 programmable Mask Registers
- · Programmable transmit-first scheme: lowest ID, lowest buffer number or highest priority
- Time Stamp based on 16-bit free-running timer
- Global network time, synchronized by a specific message
- Maskable interrupts
- Warning interrupts when the Rx and Tx Error Counters reach 96
- Independent of the transmission medium (an external transceiver is assumed)
- Multi-master concept
- High immunity to EMI
- Short latency time due to an arbitration scheme for high-priority messages
- Low power mode, with programmable wakeup on bus activity

#### 1.5.18 FlexRay

The MPC5642A includes one dual-channel FlexRay module that implements the FlexRay Communications System Protocol Specification, Version 2.1 Rev A. Features include:

- Single channel support
- FlexRay bus data rates of 10 Mbit/s, 8 Mbit/s, 5 Mbit/s, and 2.5 Mbit/s supported
- 128 message buffers, each configurable as:
  - Receive message buffer
  - Single-buffered transmit message buffer
  - Double-buffered transmit message buffer (combines two single-buffered message buffers)
- 2 independent receive FIFOs
  - 1 receive FIFO per channel
  - Up to 255 entries for each FIFO
- ECC support

#### 1.5.19 System timers

The system timers include two distinct types of system timer:

- Periodic interrupts/triggers using the Periodic Interrupt Timer (PIT)
- Operating system task monitors using the System Timer Module (STM)

#### 1.5.19.1 Periodic interrupt timer (PIT)

The PIT provides five independent timer channels, capable of producing periodic interrupts and periodic triggers. The PIT has no external input or output pins and is intended to provide system 'tick' signals to the operating system, as well as periodic



triggers for eQADC queues. Of the five channels in the PIT, four are clocked by the system clock and one is clocked by the crystal clock. This one channel is also referred to as Real-Time Interrupt (RTI) and is used to wake up the device from low power stop mode.

The following features are implemented in the PIT:

- 5 independent timer channels
- Each channel includes 32-bit wide down counter with automatic reload
- 4 channels clocked from system clock
- 1 channel clocked from crystal clock (wake-up timer)
- Wake-up timer remains active when System STOP mode is entered; used to restart system clock after predefined time-out period
- Each channel optionally able to generate an interrupt request or a trigger event (to trigger eQADC queues) when timer reaches zero

#### 1.5.19.2 System timer module (STM)

The STM is designed to implement the software task monitor as defined by AUTOSAR<sup>1</sup>. It consists of a single 32-bit counter, clocked by the system clock, and four independent timer comparators. These comparators produce a CPU interrupt when the timer exceeds the programmed value.

The following features are implemented in the STM:

- One 32-bit up counter with 8-bit prescaler
- Four 32-bit compare channels
- Independent interrupt source for each channel
- Counter can be stopped in debug mode

### 1.5.20 Software watchdog timer (SWT)

The SWT is a second watchdog module to complement the standard Power Architecture watchdog integrated in the CPU core. The SWT is a 32-bit modulus counter, clocked by the system clock or the crystal clock, that can provide a system reset or interrupt request when the correct software key is not written within the required time window.

The following features are implemented:

- 32-bit modulus counter
- Clocked by system clock or crystal clock
- Optional programmable watchdog window mode
- · Can optionally cause system reset or interrupt request on timeout
- Reset by writing a software key to memory mapped register
- Enabled out of reset
- Configuration is protected by a software key or a write-once register

### 1.5.21 Cyclic redundancy check (CRC) module

The CRC computing unit is dedicated to the computation of CRC off-loading the CPU. The CRC module features:

- Support for CRC-16-CCITT (x25 protocol):  $- x^{16} + x^{12} + x^5 + 1$
- Support for CRC-32 (Ethernet protocol):  $- x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^8 + x^7 + x^5 + x^4 + x^2 + x + 1$

Freescale Semicono	ductor
--------------------	--------

<sup>1.</sup> AUTOSAR: AUTomotive Open System ARchitecture (see http://www.autosar.org)



• Zero wait states for each write/read operations to the CRC CFG and CRC INP registers at the maximum frequency

### 1.5.22 Error correction status module (ECSM)

The ECSM provides a myriad of miscellaneous control functions regarding program-visible information about the platform configuration and revision levels, a reset status register, a software watchdog timer, wakeup control for exiting sleep modes, and information on platform memory errors reported by error-correcting codes and/or generic access error information for certain processor cores.

The Error Correction Status Module supports a number of miscellaneous control functions for the platform. The ECSM includes these features:

- Registers for capturing information on platform memory errors if error-correcting codes (ECC) are implemented
- For test purposes, optional registers to specify the generation of double-bit memory errors are enabled on the MPC5642A.

The sources of the ECC errors are:

- Flash memory
- SRAM
- Peripheral RAM (FlexRay, CAN, eTPU2 parameter RAM)

### 1.5.23 Peripheral bridge (PBRIDGE)

The PBRIDGE implements the following features:

- Duplicated periphery
- Master access privilege level per peripheral (per master: read access enable; write access enable)
- Write buffering for peripherals
- Checker applied on PBRIDGE output toward periphery
- Byte endianess swap capability

### 1.5.24 Calibration bus interface

The calibration bus interface controls data transfer across the crossbar switch to/from memories or peripherals attached to the VertiCal connector in the calibration address space. The calibration bus interface is only available in the VertiCal Calibration System.

Features include:

- $3.3 \text{ V} \pm 10\% \text{ I/O} (3.0 \text{ V to } 3.6 \text{ V})$
- Memory controller supports various memory types
- 16-bit data bus, up to 22-bit address bus
- Pin muxing supports 32-bit muxed bus
- Selectable drive strength
- Configurable bus speed modes
- Bus monitor
- Configurable wait states

### 1.5.25 Power management controller (PMC)

The PMC contains circuitry to generate the internal 3.3 V supply and to control the regulation of 1.2 V supply with an external NPN ballast transistor. It also contains low voltage inhibit (LVI) and power-on reset (POR) circuits for the 1.2 V supply, the 3.3 V supply, the 3.3 V/5 V supply of the closest I/O segment (VDDEH1), and the 5 V supply of the regulators (VDDREG).



### 1.5.26 Nexus port controller (NPC)

The NPC block provides real-time Nexus Class3+ development support capabilities for the MPC5642A Power Architecture technology-based MCU in compliance with the IEEE-ISTO 5001-2010 standard. MDO port widths of 4 pins and 12 pins are available in all packages.

### 1.5.27 JTAG controller (JTAGC)

The JTAG controller (JTAGC) block provides the means to test chip functionality and connectivity while remaining transparent to system logic when not in test mode. Testing is performed via a boundary scan technique, as defined in the IEEE 1149.1-2001 standard. All data input to and output from the JTAGC block is communicated in serial format. The JTAGC block is compliant with the IEEE 1149.1-2001 standard and supports the following features:

- IEEE 1149.1-2001 Test Access Port (TAP) interface 4 pins (TDI, TMS, TCK, and TDO)
- A 5-bit instruction register that supports the following IEEE 1149.1-2001 defined instructions:
   BYPASS, IDCODE, EXTEST, SAMPLE, SAMPLE/PRELOAD, HIGHZ, CLAMP
  - A 5-bit instruction register that supports the additional following public instructions:
  - ACCESS\_AUX\_TAP\_NPC
  - ACCESS\_AUX\_TAP\_ONCE
  - ACCESS\_AUX\_TAP\_eTPU
  - ACCESS\_CENSOR
- 3 test data registers to support JTAG Boundary Scan mode
  - Bypass register
  - Boundary scan register
  - Device identification register
- A TAP controller state machine that controls the operation of the data registers, instruction register and associated circuitry
- Censorship Inhibit Register
  - 64-bit Censorship password register
  - If the external tool writes a 64-bit password that matches the Serial Boot password stored in the internal flash shadow row, Censorship is disabled until the next system reset.

### **1.5.28** Development trigger semaphore (DTS)

MPC5642A devices include a system development feature, the Development Trigger Semaphore (DTS) module, that enables user software to signal to an external tool—by driving a persistent (affected only by reset or an external tool) signal on an external device pin—that data is available. The DTS includes a register of semaphores (32-bits) and an identification register.

There are a variety of ways this module can be used, including as a component of an external real-time data acquisition system.

# 2 Pinout and signal description

This section contains the pinouts for all production packages for the MPC5642A device. For pin signal descriptions, please refer to Table 3

#### NOTE

Any pins labeled "NC" are to be left unconnected. Any connection to an external circuit or voltage may cause unpredictable device behavior or damage.



Pinout and signal description

### 2.1 176 LQFP pinout




Figure 2. 176-pin LQFP pinout (top view)

	A	в	с	D	ш	ш	G	т	7	¥	_	Σ	z	٩	Æ	⊢	_
16	VSS	DDV	TCK	NC	MSE01	JCOMP	DSPI_B_ PCS[0]	DSPI_B_ PCS[1]	DSPI_B_ SCK	VDDREG	RESET	NSS	EXTAL	XTAL	VDDPLL	VSS	16
15	VRC33	NSS	MSEO0	EVTO	EVTI	MCKO	DSPI_B_SIN	DSPI_B_ PCS[2]	GPIO[98]	RSTOUT	WKPCFG	BOOTCFG1	NC	NC	VSS	DDV	15
14	MD00	MD01	VSS	TMS	Ī	TDO	DSPI_B_ PCS[3]	DSPI_B_ PCS[4]	SCI_A_TX	SCI_A_RX	CAN_C_RX	PLLREF	VRCCTL	VSS	DDV	ENGCLK	14
13	MDO2	MD03	AN15-FCK	VSS	NC	VDDEH6AB	DSPI_B_ SOUT	GPIO[99]	DSPI_B_ PCS[5]	CAN_C_TX	SCI_B_TX	SCI_B_RX	VSS	DDV	CAN_B_RX	VDDE12	13
12	AN12-SDS	AN13-SDO	AN14-SDI	VDDEH7		•	1				•		VRC33	CAN_A_TX	CAN_A_RX	CAN_B_TX	12
÷	VSSA0	VDDA0	AN33	AN35									MD07_ ETPUA19_0	MD08_ ETPUA21_0	EMIOS23	MDO6_ ETPUA13_O	÷
10	AN27	AN28	AN32	AN31			VSS	VSS	VSS	VSS			EMIOS12	MDO4_ ETPUA2_O	MDO10_ ETPUA27_O	MDO5_ ETPUA4_O	10
თ	VRL	AN25	AN23	AN30			NSS	NSS	NSS	NSS			VDDEH4AB	MDO11_ ETPUA29_0	EMIOS14	EMIOS15	6
ø	VRH	AN22	AN7	AN24			VSS	VSS	VSS	VSS			EMIOS10	EMIOS8	EMIOS11	EMIOS13	8
7	AN5	REFBYPC	AN3	AN6			NSS	VSS	VSS	VSS			EMIOS2	EMIOS6	EMIOS9	MD09_ ETPUA25_0	2
Q	AN1	AN4	AN16	AN2							-		VRC33	NC	EMIOS3	GPI0[219]	9
ъ	VSSA1	ANO	AN34	AN18									DDV	GPI0[207]	EMIOS4	EMIOS1	5
4	VDDA1	AN21	AN17	VSS	Dav	AN36	ETPUA21	ETPUA18	ETPUA13	VDDEH1AB	TCRCLKA	ETPUA5	VSS	DDV	GPI0[206]	EMIOSO	4
ო	AN11	AN8	VSS	DDV	AN37	ETPUA26	ETPUA25	ETPUA17	ETPUA14	ETPUA7	ETPUA6	ETPUA1	ETPUA0	NSS	DDV	NC	e
Ŋ	AN9	VSS	DDV	AN39	ETPUA31	ETPUA29	ETPUA27	ETPUA22	ETPUA19	ETPUA15	ETPUA11	ETPUA9	ETPUA4	ETPUA2	VSS	DDV	5
-	VSS	DDV	VSTBY	VRC33	ETPUA30	ETPUA28	ETPUA24	ETPUA23	ETPUA20	ETPUA16	ETPUA12	ETPUA10	ETPUA8	ETPUA3	NC	VSS	-
	۲	ш	U		ш	ш	Q	I	۔ ۲	×		Σ	z	٩	Œ	F	•

MPC5642A Microcontroller Data Sheet, Rev. 3.1

#### Pinout and signal description

Figure 3. 208-pin MAPBGA package ballmap (viewed from above)

Freescale Semiconductor

208 MAP BGA ballmap

2.2

Downloaded from Arrow.com.

#### 25



Pinout and signal description

## 2.3 324 TEPBGA ballmap

	1	2	3	4	5	6	7	8	9	10	11
А	VSS	VDD	AN16	AN17	AN37	VDDA1	VSSA1	AN23	AN25	VRH	VRL
в	VRC33	VSS	VDD	AN18	AN36	AN21	AN4	AN5	AN24	REFBYPC	AN30
с	AN11	AN9	VSS	VDD	AN20	AN0	AN1	AN6	AN7	AN27	AN29
D	AN10	AN39	AN38	VSS	VDD	AN19	AN2	AN3	AN22	AN26	AN28
Е	AN8	VSSA0	VDDA0	VSTBY							
F	МСКО	VRCCTL	MDO0	VDDREG							
G	NC	MDO1	MDO2	MDO3							
н	NC	NC	NC	NC							
J	NC	NC	NC	NC					VSS	VSS	VSS
к	ETPUA31	NC	NC	VDDEH1AB					VSS	VSS	VSS
L	ETPUA27	ETPUA26	ETPUA29	ETPUA30					VSS	VSS	VSS

Figure 4. 324-pin TEPBGA package ballmap (northwest, viewed from above)



Pinout and signal description

М	ETPUA23	ETPUA24	ETPUA25	ETPUA28					NC	NC	VSS
Ν	NC	NC	ETPUA22	ETPUA21					VSS	VSS	VDDE12
Ρ	NC	NC	GPIO[12]	GPIO[13]					VSS	VSS	VRC33
R	GPIO[14]	GPIO[15]	VDDE-EH	GPIO[16]							
т	GPIO[17]	NC	NC	NC							
U	NC	NC	NC	NC							
v	NC	VDDE-EH	NC	NC							
w	ETPUA20	ETPUA19	ETPUA18	VSS	VDDE12	NC	NC	VDDE12	NC	ENGCLK	ETPUA4
Y	ETPUA17	ETPUA16	VSS	VDD	NC	NC	NC	NC	NC	ETPUA8	ETPUA3
AA	ETPUA15	ETPUA14	VDD	ETPUA10	NC	NC	NC	NC	ETPUA9	ETPUA7	ETPUA2
AB	VSS	ETPUA13	ETPUA12	ETPUA11	NC	NC	NC	NC	CLKOUT	ETPUA6	ETPUA5
	1	2	3	4	5	6	7	8	9	10	11

Figure 5. 324-pin TEPBGA package ballmap (southwest, viewed from above)



#### Pinout and signal description

12	13	14	15	16	17	18	19	20	21	22	
AN34	AN14-SDI	AN15-FCK	GPIO[203]	DSPI_A_ PCS[5]	DSPI_A_ SOUT	MDO8_ ETPUA21_O	MDO10_ ETPUA27_O	VDD	VDD	VSS	A
AN33	AN13-SDO	GPIO[207]	GPIO[99]	DSPI_A_ PCS[4]	DSPI_A_SIN	MDO7_ ETPUA19_O	MDO4_ ETPUA2_O	MDO5_ ETPUA4_O	VSS	VDDEH7	в
AN32	AN12-SDS	GPIO[206]	GPIO[98]	DSPI_A_ PCS[1]	DSPI_A_SCK	MDO6_ ETPUA13_O	MDO11_ ETPUA29_O	VSS	VDDEH7	VDD	с
AN31	AN35	GPIO[204]	VDDEH7	DSPI_A_ PCS[0]	VSS	MDO9_ ETPUA25_O	VSS	VDDEH7	ТСК	TDI	D
							VDDEH7	TMS	TDO	NC	Е
							VDDEH7	JCOMP	VSS	NC	F
							RDY	EVTO	MSEO0	MSEO1	G
							VDDEH7	EVTI	VSS	DSPI_B_SIN	н
VSS	VSS	VDDEH7					DSPI_B_ SOUT	DSPI_B_ PCS[3]	DSPI_B_ PCS[0]	DSPI_B_ PCS[1]	J
VSS	VSS	VSS					NC	DSPI_B_ PCS[4]	DSPI_B_SCK	DSPI_B_ PCS[2]	к
VSS	VSS	VSS					DSPI_B_ PCS[5]	NC	VSS	NC	L

Figure 6. 324-pin TEPBGA package ballmap (northeast, viewed from above)



#### Pinout and signal description

VSS	VSS	VSS					VRC33	NC	NC	VDDEH6AB	м
VSS	VSS	VSS					NC	SCI_A_TX	VSS	NC	N
VSS	VSS	VSS					CAN_C_TX	SCI_A_RX	RSTOUT	RSTCFG	Р
							NC	NC	NC	RESET	R
							VSS	BOOTCFG0	VSS	VSS	т
							VDDEH6AB	PLLCFG1	BOOTCFG1	EXTAL	U
							SCI_C_RX	CAN_C_RX	PLLREF	XTAL	v
ETPUA1	EMIOS1	VDDEH4AB	EMIOS8	EMIOS15	EMIOS16	EMIOS23	SCI_C_TX	VDD	CAN_B_RX	VDDPLL	w
ETPUA0	EMIOS2	EMIOS5	EMIOS9	EMIOS14	EMIOS17	EMIOS22	CAN_A_RX	VSS	VDD	CAN_B_TX	Y
EMIOS0	EMIOS3	EMIOS6	EMIOS10	EMIOS13	EMIOS18	EMIOS21	VDDEH4AB	WKPCFG	VSS	VDD	AA
TCRCLKA	EMIOS4	EMIOS7	EMIOS11	EMIOS12	EMIOS19	EMIOS20	CAN_A_TX	SCI_B_RX	SCI_B_TX	VSS	AB
12	13	14	15	16	17	18	19	20	21	22	

Figure 7. 324-pin TEPBGA package ballmap (southeast, viewed from above)

2.4

#### Pinout and signal description

	No.	324		P3	P4	£	R2	R4	F	C14	B14			R22	P21	V21	U20	P22
	Package pin No.	208		I	I	Ι	I	I	I	R4	P5	T6		L16	K15	M14	I	
	Ра	176		I	I	I	I	I	I	143	144	122		97	102	8	I	I
	Status <sup>8</sup>	After reset		-/ Up	-/ Up	-/ Up	-/ Up	-/ Up	-/ Up	-/ Up	-/ Up	dN / —		<u>RESET</u> / Up	RSTOUT / Down	PLLREF / Up	dn/	Ι
ties	St	During reset		dn / —	dn / —	dn/—	dn/—	-/ Up	-/ Up	dn / —	-/ Up	dn / —		RESET / Up	RSTOUT / Down	dn / —	dn / —	— / Down
Table 3. MPC5642A signal properties	Voltage <sup>6</sup> <u>/</u>	Pad type <sup>7</sup>		VDDE-EH / Medium	VDDE-EH / Medium	VDDE-EH / Medium	VDDE-EH / Medium	VDDE-EH / Medium	VDDE-EH / Medium	VDDEH7 / Slow <sup>10</sup>	VDDEH7 / Slow	VDDEH7 / MultV	ation	VDDEH6 / Slow	VDDEH6 / Slow	VDDEH6 / Slow	VDDEH6 / Medium	VDDEH6 / Slow
2A siç	8		GPIO	o§	o₽	- 2	o₽	o₽	-9	60/I	60/I	0/1	Reset / Configuration	-	0	<u>9</u>	-o <u>9</u>	- 9
C564	PCB <sup>5</sup>			12	13	14	15	16	17	206	207	219 <sup>11</sup>	leset / (	Ι	230	208	209	210
3. MP	PCR	field <sup>4</sup>		010 000	010 000	010 000	010 000	010 000	010 000	00	00	000	L.		10	001 010 000	010 000 000	00
Table	D/A/G <sup>3</sup>			A1 G	A1 G	A1 G	G A1	G A1	G A1	J	J	ŋ		۵.	<u>م</u>	a A A Q	9 44     47	<u>م</u> رو
	Euroction <sup>2</sup>			FlexRay transmit data channel A GPIO	FlexRay ch. A tx data enable GPIO	FlexRay receive data ch. A GPIO	FlexRay transmit data ch. B GPIO	FlexRay tx data enable for ch. B GPIO	FlexRay receive data channel B GPIO	GPIO / eQADC Trigger Input	GPIO / eQADC Trigger Input	GPIO		External Reset Input	External Reset Output	FMPLL Mode Selection External Interrupt Request eQADC Trigger Input GPIO	— External interrupt request DSPI D data output GPIO	RSTCFG GPIO
	Name <sup>1</sup>			FR_A_TX GPIO[12]	FR_A_TX_EN GPIO[13]	FR_A_RX GPIO[14]	FR_B_TX GPIO[15]	FR_B_TX_EN GPIO[16]	FR_B_RX GPIO[17]	GPIO[206] ETRIGO	GPIO[207] ETRIG1	GPIO[219]		RESET	RSTOUT	PLLREF IRQ[4] ETRIG2 GPIO[208]	PLLCFG1 <sup>12</sup> IRQ[5] DSPI_D_SOUT GPIO[209]	RSTCFG GPIO[210]



Table 3. MPC5642A signal properties (continued)

-	:		PCR		2	Voltage <sup>6</sup> /	St	Status <sup>8</sup>	Ра	Package pin No.	O
Name	Function	P/A/G	PA field <sup>4</sup>	ч сн	type	Pad type <sup>7</sup>	During reset	After reset	176	208	324
BOOTCFG[0] IRQ[2] GPI0[211]	Boot Config. Input External Interrupt Request GPIO	ч f Q	01 01 00	211	9	VDDEH6 / Slow	— / Down	BOOTCFG[0] / Down	I	I	T20
BOOTCFG[1] IRQ[3] ETRIG3 GPI0[212]	Boot Config. Input External Interrupt Request eQADC Trigger Input GPIO	A A2 G2	001 010 100 000	212	9	VDDEH6 / Slow	— / Down	BOOTCFG[1] / Down	85	M15	U21
WKPCFG NMI DSPI_B_SOUT GPI0[213]	Weak Pull Config. Input Non-Maskable Interrupt DSPI B data output GPIO	A A2 G2	001 010 100 000	213	o§	VDDEH6 / Medium	dn/	WKPCFG / Up	86	L15	AA20
				Calibr	Calibration Bus	s					
CAL_CS0	Calibration chip select	٩	01	336	0	VDDE12 / Fast		-/-	I	I	I
CAL_CS2 CAL_ADDR[10] CAL_WE[2]/BE[2]	Calibration chip select Calibration address bus Calibration write/byte enable	Р А1 А2	001 010 100	338	०९०	VDDE12 / Fast		-/-	I	I	I
CAL_CS3 CAL_ADDR[11] CAL_WE[3]/BE[3]	Calibration chip select Calibration address bus Calibration write/byte enable	Р А1 А2	001 010 100	339	o <u>9</u> o	VDDE12 / Fast		-/	-	Ι	-
CAL_ADDR[12] CAL_WE[2]/BE[2]	Calibration address bus Calibration write/byte enable	P A1	01 10	340	<u>0</u> 0	VDDE12 / Fast		-/-	-	_	-
CAL_ADDR[13] CAL_WE[3]/BE[3]	Calibration address bus Calibration write/byte enable	P A1	01 10	340	0 <u>0</u>	VDDE12 / Fast		-/-	-	-	-
CAL_ADDR[14] CAL_DATA[31]	Calibration address bus Calibration data bus	P A1	01 10	340	<u>0</u> 0	VDDE12 / Fast		-/-	-		-
CAL_ADDR[15] CAL_ALE	Calibration address bus Calibration address latch enable	P A1	01 10	340	₽o	VDDE12 / Fast		-/-	_		_
CAL_ADDR[16] CAL_DATA[16]	Calibration address bus Calibration data bus	P A1	01 10	345	<u>0</u> 0	VDDE12 / Fast		-/-	_		-
CAL_ADDR[17] CAL_DATA[17]	Calibration address bus Calibration data bus	P A1	01 10	345	<u>0</u> 0	VDDE12 / Fast		-/-	-		-
CAL_ADDR[18] CAL_DATA[18]	Calibration address bus Calibration data bus	P A1	01 10	345	0/1	VDDE12 / Fast		-/-	-	_	-
CAL_ADDR[19] CAL_DATA[19]	Calibration address bus Calibration data bus	P A1	01 10	345	<u>0</u> 0	VDDE12 / Fast		-/-	_		-
CAL_ADDR[20] CAL_DATA[20]	Calibration address bus Calibration data bus	P A1	01 10	345	0/1	VDDE12 / Fast		-/	-	-	-
CAL_ADDR[21] CAL_DATA[21]	Calibration address bus Calibration data bus	A1	01 10	345	<u>0</u> 0	VDDE12 / Fast		-/			

MPC5642A Microcontroller Data Sheet, Rev. 3.1

Freescale Semiconductor

Pinout and signal description

Downloaded from Arrow.com.

(continued)
properties
signal
<b>MPC5642A</b>
Table 3.

MainFunction $1/1.0^{16}$ $00^{16}$ <t< th=""><th>-</th><th>:</th><th></th><th>+</th><th>۲ ۱</th><th>0</th><th>Voltage<sup>6</sup> /</th><th>Sta</th><th>Status<sup>8</sup></th><th>Pa</th><th>Package pin No.</th><th>o</th></t<>	-	:		+	۲ ۱	0	Voltage <sup>6</sup> /	Sta	Status <sup>8</sup>	Pa	Package pin No.	o
	Name	Function	P/A/G		PCR <sup>2</sup>	type	Pad type <sup>7</sup>	During reset	After reset	176	208	324
	AL_ADDR[22] AL_DATA[22]	Calibration address bus Calibration data bus	A P	10 10	345	õõ	VDDE12 / Fast		-/-	I	I	I
	AL_ADDR[23] AL_DATA[23]	Calibration address bus Calibration data bus	A1 A1	10 10	345	<u>8</u> 8	VDDE12 / Fast		-/-	I	Ι	I
Calibration address luss         P         01         05         0.00E12 / exat $/ /$ $/$ $/$ $/$ $/$ $/$ $/$ $/$ $/$ $/$ $/$ $/$ $/$ $/$ $/$ $/$ $/$ $/         /$		Calibration address bus Calibration data bus	A P	01 10	345	<u>8</u> 8	VDDE12 / Fast		-/-	I	I	I
Calibration address bus calibration address bus calibration address busp1036100 $VODE12/$ Fast $-/$ $-/$ $-/ -/$ $-/$	NL_ADDR[25] NL_DATA[25]	Calibration address bus Calibration data bus	A P	01 10	345	<u>8</u> 8	VDDE12 / Fast		-/-	I	I	I
Calibration data busic $r$ <td>NL_ADDR[26] NL_DATA[26]</td> <td>Calibration address bus Calibration data bus</td> <td>A P</td> <td>10 10</td> <td>345</td> <td><u>8</u>8</td> <td>VDDE12 / Fast</td> <td></td> <td>-/-</td> <td>1</td> <td>I</td> <td>I</td>	NL_ADDR[26] NL_DATA[26]	Calibration address bus Calibration data bus	A P	10 10	345	<u>8</u> 8	VDDE12 / Fast		-/-	1	I	I
Calibration address bus         P         OI         345         IO         VDEF12/         T         T         T         T           Calibration address bus         A1         10         345         10         VDEF12/         T	.L_ADDR[27] .L_DATA[27]	Calibration address bus Calibration data bus	A P	10 10	345	<u>8</u> 8	VDDE12 / Fast			I	I	I
Calibration address bus         R         01         345         10         VDDE12 / Fast $/ /$ $/$ $/$ $/$ $/$ $/$ $/$ $/$ $/$ $/$ $/$ $/$ $/$ $/$ $/$ $/$ $/$ $/         /$	.L_ADDR[28] .L_DATA[28]	Calibration address bus Calibration data bus	A P	10 10	345	<u>8</u> 8	VDDE12 / Fast		-/-	I	I	I
Calibration address bus $A_1$ $0_1$ $3_5$ $10$ $VDDE12/$ $/ /$	.L_ADDR[29] L_DATA[29]	Calibration address bus Calibration data bus	A P	10 10	345	<u>0</u> 0	VDDE12 / Fast		-/-	I	I	I
Calibration data bus         P         01         341         100         VDDE12 / Fast $-/Up$ $-/Up$ $  -$ <	.L_ADDR[30] L_DATA[30]	Calibration address bus Calibration data bus	A P	10 10	345	<u>8</u> 8	VDDE12 / Fast		-/-	I	I	I
Calibration data busP01311/0 $VDDE12/$ $/Up$ $-$	.L_DATA[0]	Calibration data bus	٩	01	341	0/	VDDE12 / Fast	-/ Up	-/ Up	I	I	I
Calibration data busP01341 $i/0$ $VDDE12/$ $/Up$ <th< td=""><td>.L_DATA[1]</td><td>Calibration data bus</td><td>٩</td><td>01</td><td>341</td><td>0]</td><td>VDDE12 / Fast</td><td>-/ Up</td><td>-/ Up</td><td>I</td><td>I</td><td>I</td></th<>	.L_DATA[1]	Calibration data bus	٩	01	341	0]	VDDE12 / Fast	-/ Up	-/ Up	I	I	I
Calibration data busP01341 $10$ $VDDE12/t$ $-/Up$	.L_DATA[2]	Calibration data bus	٩	01	341	0]	VDDE12 / Fast	-/ Up	-/ Up	I	I	I
Calibration data busP01341 $IO$ $VDDE12/$ $-/UP$ $-/UP$ $-/UP$ $-/U$	L_DATA[3]	Calibration data bus	٩	01	341	0	VDDE12 / Fast	-/ nb	-/ Up		I	I
Calibration data bus       P       01       341       I/O       VDDE12 / LUP      /UP      /UP	L_DATA[4]	Calibration data bus	٩	01	341	0]	VDDE12 / Fast	-/ Up	-/ Up	I	I	I
Calibration data bus       P       01       341       I/O       VDDE12 / UP      /UP </td <td>L_DATA[5]</td> <td>Calibration data bus</td> <td>٩</td> <td>01</td> <td>341</td> <td>0]</td> <td>VDDE12 / Fast</td> <td>-/ Up</td> <td>-/ Up</td> <td>I</td> <td>I</td> <td>I</td>	L_DATA[5]	Calibration data bus	٩	01	341	0]	VDDE12 / Fast	-/ Up	-/ Up	I	I	I
Calibration data bus       P       01       341       I/O       VDDE12 /       / Up <td>.L_DATA[6]</td> <td>Calibration data bus</td> <td>٩</td> <td>01</td> <td>341</td> <td>0/</td> <td>VDDE12 / Fast</td> <td>-/ Up</td> <td>-/ Up</td> <td>I</td> <td>I</td> <td>I</td>	.L_DATA[6]	Calibration data bus	٩	01	341	0/	VDDE12 / Fast	-/ Up	-/ Up	I	I	I
Calibration data bus         P         01         341         I/O         VDDE12 /         / Up         /	L_DATA[7]	Calibration data bus	٩	01	341	0]	VDDE12 / Fast	-/ Up	-/ Up	I	I	I
Calibration data bus         P         01         341         I/O         VDDE12 /         — / Up         — / Up         —         — / Up         Model	L_DATA[8]	Calibration data bus	Ч	01	341	0/	VDDE12 / Fast	dn / —	dn / —			I
	.L_DATA[9]	Calibration data bus	٩	01	341	0Į	VDDE12 / Fast	dU / —	dU / —	I	I	I

MPC5642A Microcontroller Data Sheet, Rev. 3.1

#### Pinout and signal description



Downloaded from Arrow.com.

Table 3. MPC5642A signal properties (continued)

Mund'Function's finded $P_1A/3$ Poil (3) modeDesignMark for reset (3)The formationThe				PCR		9	Voltoco6 /	St	Status <sup>8</sup>	Ра	Package pin No.	ġ
[10]Definition data baseP01341100 $VODEEX/Up/Up[11]Calibration data baseP01341100VODEEX/Up<$	Name <sup>1</sup>	Function <sup>2</sup>	P/A/G <sup>3</sup>	PA field <sup>4</sup>	PCR <sup>5</sup>	type	Pad type <sup>7</sup>	During reset	After reset	176	208	324
[11]Collection data baseP0131110 $VODETS/1$ $/UP$ $/UP$ $$ $$ [23]Calibration data baseP0134110 $VODETS/1$ $/UP$ $/UP$ $$ $$ $$ [34]Calibration data baseP0134110 $VODETS/1$ $/UP$ $/UP$ $$ $$ $$ [43]Calibration data baseP0134110 $VODETS/1$ $/UP$ $/UP$ $$ $$ $$ [43]Calibration data baseP0134110 $VODETS/1$ $/UP$ $/UP$ $$ $$ $$ [41]Calibration data baseP013420 $VODETS/1$ $/UP$ $/UP$ $/UP$ $/UP$ $/UP$ [41]Calibration vitte enableP013420 $VODETS/1$ $/UP$ $/UP$ $/UP$ $/UP$ $/UP$ [42]Calibration vitte enableP013420 $VODETS/1$ $/UP$ $/UP$ $/UP$ $/UP$ $/UP$ [41]Calibration vitte enableP013420 $VODETS/1$ $/UP$ $/UP$ $/UP$ $/UP$ $/UP$ [42]Calibration vitte enableP013420 $VODETS/1$ $/UP$ $/UP$ $/UP$ $/UP$ $/UP$ [43]Calibration vitte enableP013430 $VODETS/1$ $/UP$ $/U$	AL_DATA[10]	Calibration data bus	٩	01	341	õ	VDDE12 / Fast	dn / —	dn / —	I	I	I
[12]Calibration data bus $p$ $p_1$ $p_1$ $p_1$ $p_1$ $p_2$ $p_1$	CAL_DATA[11]	Calibration data bus	٩	01	341	0	VDDE12 / Fast	-/ Up	dN / —	I	I	I
[13]Calibration data busP0131110 $VODES2/t/Up/U$	CAL_DATA[12]	Calibration data bus	٩	01	341	0	VDDE12 / Fast	-/ Up	dN / —	I	I	I
[14]Calibration data busP01311100 $VODET2/t/Up/Up[15]Calibration data busP0131110VODET2/t/Up/Up<$	CAL_DATA[13]	Calibration data bus	٩	01	341	01	VDDE12 / Fast	-/ Up	dU / —	Ι	I	I
[13]Calibration data busP0134110VDEE2/ Rast $/Up$ <th< td=""><td>CAL_DATA[14]</td><td>Calibration data bus</td><td>٩</td><td>01</td><td>341</td><td>0/</td><td>VDDE12 / Fast</td><td>-/ Up</td><td>dU / —</td><td>I</td><td>I</td><td>I</td></th<>	CAL_DATA[14]	Calibration data bus	٩	01	341	0/	VDDE12 / Fast	-/ Up	dU / —	I	I	I
Vert       Calibration data bus       P       01       342       0       VDEF12 / $P_{Exit}$ $$	CAL_DATA[15]	Calibration data bus	٩	01	341	0]	VDDE12 / Fast	-/ Up	-/ Up	I	I	I
Calibration write enableP013420VDDE12 / Fast $-/$ $-/$ $/ /$ $/$	CAL_RD_WR	Calibration data bus	٩	01	342	0	VDDE12 / Fast		-/-	I	I	I
1Calibration output enableP013420 $VDDE12/t$ $/ $	CAL_WE[0]	Calibration write enable	٩	01	342	0	VDDE12 / Fast		-/-	I	I	I
Calibration output enableP013420 $VDE12 / Fast$ $-/$ $-/$ $  -$	CAL_WE[1]	Calibration write enable	٩	01	342	0	VDDE12 / Fast		-/-	I	I	I
Calibration transfer start didness Latch EnableP013430VDDE12 / hast $-/$	CAL_OE	Calibration output enable	٩	01	342	0	VDDE12 / Fast		-/-	I	I	I
Calibration Nexus Message Data Out       P       01       -       0       VDDE12/       -       CAL_MDO(3//-       -	CAL_TS CAL_ALE	Calibration transfer start Address Latch Enable	A1 A1	10 10	343	00	VDDE12 / Fast		-/-	I	I	I
Calibration Nexus Message Data Out       P       01        0       VDE12/        C4L_MDG[5]/	CAL_MDO[4]		٩	01		0	VDDE12 / Fast	I	CAL_MDO[4] / —	I	I	I
Calibration Nexus Message Data Out       P       01        0       VDDE12/        CAL_MDO[6]/-            Calibration Nexus Message Data Out       P       01        0       VDDE12/        CAL_MDO[7]/-              Calibration Nexus Message Data Out       P       01        0       VDDE12/        CAL_MDO[7]/- <td>CAL_MDO[5]</td> <td></td> <td>٩</td> <td>01</td> <td>1</td> <td>0</td> <td>VDDE12 / Fast</td> <td>I</td> <td>CAL_MDO[5] / —</td> <td>I</td> <td> </td> <td>I</td>	CAL_MDO[5]		٩	01	1	0	VDDE12 / Fast	I	CAL_MDO[5] / —	I		I
Calibration Nexus Message Data Out       P       01        0       VDDE12/        CAL_MDO[7]/	CAL_MDO[6]		٩	01		0	VDDE12 / Fast	I	CAL_MDO[6] / —	I	I	I
Calibration Nexus Message Data Out       P       01        O       VDDE12/        CAL_MDO[8]/	CAL_MDO[7]		٩	01		0	VDDE12 / Fast	I	CAL_MDO[7] /	I	I	I
Calibration Nexus Message Data Out       P       01        O       VDDE12/        CAL_MDO[9]/	CAL_MDO[8]		٩	01	1	0	VDDE12 / Fast	I	CAL_MDO[8] /	Ι	I	I
Calibration Nexus Message Data Out     P     01     -     O     VDDE12/     -     CAL_MDO[10]/-     -     -       Calibration Nexus Message Data Out     P     01     -     O     VDDE12/     -     CAL_MDO[11]/-     -     -	CAL_MDO[9]		٩	01		0	VDDE12 / Fast	I	CAL_MDO[9] / —	I	I	I
Calibration Nexus Message Data Out P 01 - 0 VDDE12/ - CAL_MDO[11]/	CAL_MDO[10]		Ч	10	I	0	VDDE12 / Fast	I	CAL_MDO[10] /	I	-	
	CAL_MDO[11]		٩	01		0	VDDE12 / Fast	I	CAL_MDO[11]/	I	I	

MPC5642A Microcontroller Data Sheet, Rev. 3.1

Freescale Semiconductor

			~		ç	Voltoco6 /	Sta	Status <sup>8</sup>	Ра	Package pin No.	.0
Name <sup>1</sup>	Function <sup>2</sup>	P/A/G <sup>3</sup>	PA field <sup>4</sup>	PCR <sup>5</sup>	type	Pad type <sup>7</sup>	During reset	After reset	176	208	324
				NE)	NEXUS <sup>13</sup>						
EVTI	Nexus event in	٩	01	231	-	VDDEH7 / MultiV	-/ Up	<u>EVTI</u> / Up	116	E15	H20
EVT0 <sup>14</sup>	Nexus event out	٩	01	227	0	VDDEH7 / MultiV	ABR/Up	<u>EVT0</u> /—	120	D15	G20
MCKO	Nexus message clock out	٩	1	219 <sup>11</sup>	0	VRC33 / Fast	I	MCKO /	14	F15	F1
MDO[0]	Nexus message data out	٩	01	220	0	VRC33 / Fast	I	MDO[0] /	17	A14	F3
MDO[1]	Nexus message data out	٩	01	221	0	VRC33 / Fast	I	MDO[1] /	18	B14	G2
MDO[2]	Nexus message data out	٩	10	222	0	VRC33 / Fast	I	MDO[2] / —	19	A13	G3
MDO[3]	Nexus message data out	٩	10	223	0	VRC33 / Fast	I	MDO[3] / —	20	B13	G4
MDO[4] ETPUA2_O GPI0[75]	Nexus message data out eTPU A channel (output only) GPIO	d f Q	10 10 10 00	75	002	VDDEH7 / MultiV	I	-/-	126	P10	B19
MDO[5] ETPUA4_O GPI0[76]	Nexus message data out eTPU A channel (output only) GPIO	P A1 G	01 10 00	76	002	VDDEH7 / MultiV	I	-/-	129	T10	B20
MDO[6] ETPUA13_0 GPI0[77]	Nexus message data out eTPU A channel (output only) GPIO	d f Q	10 10 10 10 10 10 10 10 10 10 10 10 10 1	77	002	VDDEH7 / MultiV	I	-/-	135	T11	C18
MDO[7] ETPUA19_O GPI0[78]	Nexus message data out eTPU A channel (output only) GPIO	Р А1 G	01 10 00	78	002	VDDEH7 / MultiV	Ι	-/-	136	N11	B18
MDO[8] ETPUA21_O GPI0[79]	Nexus message data out eTPU A channel (output only) GPIO	d F Q	0 1 0 0 0 0	79	002	VDDEH7 / MultiV	I	-/-	137	P11	A18
MDO[9] ETPUA25_O PIO[80]	Nexus message data out eTPU A channel (output only) GPIO	Р А1 G	01 10 00	80	002	VDDEH7 / MultiV	Ι	-/-	139	77	D18
MDO[10] ETPUA27_O GPI0[81]	Nexus message data out eTPU A channel (output only) GPIO	d f Q	0 10 10 00	81	002	VDDEH7 / MultiV	I	-/-	134	R10	A19
MDO[11] ETPUA29_O GPIO[82]	Nexus message data out eTPU A channel (output only) GPIO[82]	a P B	01 10 00	82	002	VDDEH7 / MultiV	I	-/-	124	6d	C19

MPC5642A Microcontroller Data Sheet, Rev. 3.1

1 omel	Eurodian <sup>2</sup>	D / A / G <sup>3</sup>	PCR	o o o	2	Voltage <sup>6</sup> <u>/</u>	Sta	Status <sup>8</sup>	ы	Package pin No.	ō
			field <sup>4</sup>	5	type	Pad type'	During reset	After reset	176	208	324
MSEO[0]	Nexus message start/end out	٩	01	224	0	VDDEH7 / MultiV		<u>MSEO[0]</u> / —	118	C15	G21
MSEO[1]	Nexus message start/end out	٩	01	225	0	VDDEH7 / MultiV	I	<u>MSEO[1]</u> / —	117	E16	G22
RDY	Nexus ready output	٩	01	226	0	VDDEH7 / MultiV	I	I	I	I	G19
				~	JTAG						
TCK	JTAG test clock input	٩	01	I	-	VDDEH7 / MultiV	TCK / Down	TCK / Down	128	C16	D21
TDI	JTAG test data input	٩	01	232	-	VDDEH7 / MultiV	TDI / Up	TDI / Up	130	E14	D22
TDO	JTAG test data output	٩	01	228	0	VDDEH7 / MultiV	TDO / Up	TDO / Up	123	F14	E21
TMS	JTAG test mode select input	٩	01		-	VDDEH7 / MultiV	TMS / Up	TMS / Up	131	D14	E20
JCOMP	JTAG TAP controller enable	۵.	01		-	VDDEH7 / MultiV	JCOMP / Down	JCOMP / Down	121	F16	F20
				Fle	FlexCAN						
CAN_A_TX SCI_A_TX GPIO[83]	FlexCAN A transmit eSCI A transmit GPIO	A1 G	01 10 00	83	000	VDDEH6 / Slow	dn/—	dn / —	18	P12	AB19
CAN_A_RX SCI_A_RX GPIO[84]	FlexCAN A receive eSCI A receive GPIO	d 7 Q	01 01 00	84	9	VDDEH6 / Slow	dn/	-/ Up	82	R12	Y19
CAN_B_TX DSPI_C_PCS[3] SCI_C_TX GPI0[85]	FlexCAN B transmit DSPI C peripheral chip select eSCI C transmit GPIO	A A2 G2	001 010 100 000	85	0002	VDDEH6 / Slow	dn/	dn / —	88	T12	Y22
CAN_B_RX DSPI_C_PCS[4] SCI_C_RX GPIO[86]	FlexCAN B receive DSPI C peripheral chip select eSCI C receive GPIO	A A A2 G	001 010 100 000	86	-0-2	VDDEH6 / Slow	dn/	dn / —	89	R13	W21
CAN_C_TX DSPI_D_PCS[3] GPI0[87]	FlexCAN C transmit DSPI D peripheral chip select GPIO	₽ <del>1</del> 0	01 00	87	002	VDDEH6 / Medium	dn/	dn / —	101	K13	P19
CAN_C_RX DSPI_D_PCS[4] GPI0[88]	FlexCAN C receive DSPI D peripheral chip select GPIO	d f Q	01 00	88	-09	VDDEH6 / Slow	dn/	dn / —	86	L14	V20
				Ű	eSCI						

MPC5642A Microcontroller Data Sheet, Rev. 3.1

Freescale Semiconductor

Downloaded from Arrow.com.

	ble 3. MPC	5642	A sig	nal pr	lable 3. MPC5642A signal properties (continued)	ontinued)				
Function <sup>2</sup>	P/∆/G <sup>3</sup>	PCR	PCB5	0]	Voltage <sup>6</sup> <u>/</u>	Sta	Status <sup>8</sup>	Ра	Package pin No.	.0
5		field <sup>4</sup>	5	type	Pad type <sup>/</sup>	During reset	After reset	176	208	324
eSCI A transmit eMIOS channel GPIO	a ₽ ₽	01 00	89	0 0 <u>0</u>	VDDEH6 / Medium	-/ Up	dn/—	100	J14	N20
eSCI A receive eMIOS channel GPIO	a ₽ ₽	01 10 00	06	-09	VDDEH6 / Medium	-/ Up	dn/—	66	K14	P20
eSCI B transmit DSPI D peripheral chip select GPIO	a ₽ ₽	01 00	91	0 0 Q	VDDEH6 / Medium	-/ Up	dN / —	87	L13	AB21
eSCI B receive DSPI D peripheral chip select GPIO	a P B	01 00	92	-09	VDDEH6 / Medium	dU / —	dn / —	84	M13	AB20
eSCI C transmit GPIO	<u>م</u> ن	00 00	244	0 <u>0</u>	VDDEH6 / Medium	-/ Up	-/ Up	I	I	W19
eSCI C receive GPIO	<u>م</u> ن	00 00	245	- 9	VDDEH6 / Medium	-/ Up	dn / —	I	I	V19
				DSPI						
	<sup>4</sup>	00	93	o Q	VDDEH7 / Medium	dU / —	dN / —	I	I	C17
 DSPI C peripheral chip select GPIO	- <sup>A</sup> 1	00	94	o <u>9</u>	VDDEH7 / Medium	dU/	dN / —	I	I	B17
 DSPI C peripheral chip select GPIO	<sup>4</sup> 1	10	95	o <u>9</u>	VDDEH7 / Medium	dU / —	dU / —	I	I	A17
	A1 G	10 10	96	0 <u>0</u>	VDDEH7 / Medium	dU / —	dN / —	Ι	Ι	D16
	A1 G	10 10	26	0 <u>0</u>	VDDEH7 / Medium	dU / —	dN / —	Ι	Ι	C16
	— A1 G	— 10 00	98	0/I	VDDEH7 / Medium	-/ Up	— / Up	141	J15	C15
— DSPI D data input GPIO	— A1 G	— 10 00	66	  /0	VDDEH7 / Medium	-/ Up	— / Up	142	H13	B15
— DSPI D data output GPIO	– A1 G	— 10 00	100	0  0	VDDEH7 / Medium	-/ Up	— / Up	Ι	Ι	B16

MPC5642A Microcontroller Data Sheet, Rev. 3.1

DSPI\_A\_SCK<sup>16</sup> DSPI\_C\_PCS[1] GPIO[93]

SCI\_C\_RX GPIO[245]

SCI\_C\_TX GPIO[244] DSPI\_A\_SIN<sup>16</sup> DSPI\_C\_PCS[2] GPIO[94]

SCI\_B\_TX DSPI\_D\_PCS[1] GPI0[91]

SCI\_B\_RX DSPI\_D\_PCS[5] GPIO[92]

Name<sup>1</sup>

SCI\_A\_TX EMIOS13<sup>15</sup> GPIO[89] SCI\_A\_RX EMIOS15<sup>15</sup> GPIO[90] DSPI\_A\_PCS[2]<sup>16</sup> DSPI\_D\_SCK GPI0[98]

DSPI\_A\_PCS[3]<sup>16</sup> DSPI\_D\_SIN GPI0[99] DSPI\_A\_PCS[4]<sup>16</sup> DSPI\_D\_SOUT GPI0[100]

DSPI\_A\_PCS[1]<sup>16</sup> DSPI\_B\_PCS[2] GPI0[97]

DSPI\_A\_PCS[0]<sup>16</sup> DSPI\_D\_PCS[2] GPI0[96]

DSPI\_A\_SOUT<sup>16</sup> DSPI\_C\_PCS[5] GPI0[95]



1.0me1	Eurotion <sup>2</sup>	р / V (С3	PCR	oro <sub>2</sub>	0/1	Voltage <sup>6</sup> <u>/</u>	Sta	Status <sup>8</sup>	ed	Package pin No.	0
			field <sup>4</sup>	5	type	Pad type <sup>7</sup>	During reset	After reset	176	208	324
DSPI_A_PCS[5] <sup>16</sup> DSPI_B_PCS[3] GPI0[101]	 DSPI B peripheral chip select GPIO	41 19	10 00	101	0 <u>9</u>	VDDEH7 / Medium	dU/	-/ Up	I	I	A16
DSPI_B_SCK DSPI_C_PCS[1] GPI0[102]	SPI clock pin for DSPI module DSPI B peripheral chip select GPIO	a ₽ ₽	01 00	102	<u>8</u> 08	VDDEH6 / Medium	dn/	dn/—	106	J16	K21
DSPI_B_SIN DSPI_C_PCS[2] GPIO[103]	DSPI B data input DSPI C peripheral chip select GPIO	a ₽ B	01 10 00	103	-09	VDDEH6 / Medium	dU/	-/ Up	112	G15	H22
DSPI_B_SOUT DSPI_C_PCS[5] GPI0[104]	DSPI B data output DSPI C peripheral chip select GPIO	a ₽ ₽	01 10 00	104	00 <u>9</u>	VDDEH6 / Medium	dn/	dn /—	113	G13	J19
DSPI_B_PCS[0] DSPI_D_PCS[2] GPI0[105]	DSPI B peripheral chip select DSPI D peripheral chip select GPIO	a ₽ ₽	01 00	105	<u>808</u>	VDDEH6 / Medium	dn/	dn /—	111	G16	J21
DSPL_B_PCS[1] DSPL_D_PCS[0] GPI0[106]	DSPI B peripheral chip select DSPI D peripheral chip select GPIO	a ₽ ₽	01 10 00	106	o§§	VDDEH6 / Medium	dn/	dn / —	109	H16	J22
DSPI_B_PCS[2] DSPI_C_SOUT GPI0[107]	DSPI B peripheral chip select DSPI C data output GPIO	a P B	01 10 00	107	00 <u>9</u>	VDDEH6 / Medium	dn/	dN / —	107	H15	K22
DSPI_B_PCS[3] DSPI_C_SIN GPI0[108]	DSPI B peripheral chip select DSPI C data input GPIO	A 1 G	01 10 00	108	o – 9	VDDEH6 / Medium	dn/	dN /—	114	G14	J20
DSPI_B_PCS[4] DSPI_C_SCK GPI0[109]	DSPI B peripheral chip select SPI clock pin for DSPI module GPIO	a ₽ ₽	01 10 00	109	o§§	VDDEH6 / Medium	dn/	dn / —	105	H14	K20
DSPI_B_PCS[5] DSPI_C_PCS[0] GPI0[110]	DSPI B peripheral chip select DSPI C peripheral chip select GPIO	A1 G	01 10 00	110	0 <u>00</u>	VDDEH6 / Medium	dU / —	— / Up	104	J13	L19
				e(	eQADC						
	Single Ended Analog Input Positive Terminal Differential Input	Ч	_		-	VDDA / Analog Pull-up/down	-/-	AN[0] / —	172	<b>B</b> 5	CG
	Single Ended Analog Input Negative Terminal Differential Input	ď			_	VDDA / Analog Pull-up/down	-/-	AN[1]/—	171	AG	C7
	Single Ended Analog Input Positive Terminal Differential Input	Ч	-		_	VDDA / Analog Pull-up/down	-/-	AN[2] / —	170	9 <b>D</b>	D7

Freescale Semiconductor

MPC5642A Microcontroller Data Sheet, Rev. 3.1

(continued)
properties
signal
. MPC5642A
Table 3.

-		60.03	PCR	1 1 1	8	Voltage <sup>6</sup> /	Sta	Status <sup>8</sup>	Ра	Package pin No.	ġ
Name -	Function	P/A/G	ra field <sup>4</sup>	р Т С Т	type	Pad type <sup>7</sup>	During reset	After reset	176	208	324
AN3 DAN1-	Single Ended Analog Input Negative Terminal Differential Input	٩	Ι	I	-	VDDA / Analog Pull-up/down	-/-	AN[3] / —	169	C7	D8
AN4 DAN2+	Single Ended Analog Input Positive Terminal Differential Input	٩			_	VDDA / Analog Pull-up/down	-/-	AN[4] / —	168	B6	B7
AN5 DAN2-	Single Ended Analog Input Negative Terminal Differential Input	٩	I	1	_	VDDA / Analog Pull-up/down	-/-	AN[5] / —	167	A7	B8
AN6 DAN3+	Single Ended Analog Input Positive Terminal Differential Input	٩			_	VDDA / Analog Pull-up/down	-/-	AN[6] / —	166	D7	8 Ö
AN7 DAN3-	Single Ended Analog Input Negative Terminal Differential Input	٩			_	VDDA / Analog Pull-up/down	-/-	AN[7] / —	165	C8	රි
AN8 ANW	Single-ended Analog Input Multiplexed Analog Input	Ч	01		-	VDDA / Analog	-/-	AN[8] / —	6	B3	E1
AN9 ANX	Single-ended Analog Input External Multiplexed Analog Input	Ч	10	1	-	VDDA / Analog	-/-	AN[9] / —	5	A2	C2
AN10 ANY	Single-ended Analog Input Multiplexed Analog Input	٩	01		_	VDDA / Analog	-/-	AN[10] / —		I	5
AN11 ANZ	Single-ended Analog Input Multiplexed Analog Input	Ч	10	1	_	VDDA / Analog	-/1	AN[11]/ —	4	A3	G
AN12 - SDS MAO ETPUA19_O SDS	Single-ended Analog Input MUX Address 0 eTPU A channel (output only) eQADC Serial Data Select	A A1 G2	001 010 100 000	215	-002	VDDEH7 / Medium	- / -	AN[12]/	148	A12	C13
AN13 - SDO MA1 ETPUA21_O SDO	Single-ended Analog Input MUX Address 1 eTPU A channel (output only) eQADC Serial Data Out	A A1 GG	001 010 100 000	216	-000	VDDEH7 / Medium	-/1	AN[13]/ —	147	B12	B13
AN14 - SDI MA2 ETPUA27_O SDI	Single-ended Analog Input MUX Address 2 eTPU A channel (output only) eQADC Serial Data In	A A1 GG	001 010 100 000	217	-00-	VDDEH7 / Medium	-/1	AN[14]/ —	146	C12	A13
AN15 - FCK FCK ETPUA29_O	Single-ended Analog Input eQADC Free Running Clock eTPU A channel (output only)	Р А1 А2	001 010 100	218	-00	VDDEH7 / Medium	-/-	AN[15]/	145	C13	A14
AN16	Single-ended Analog Input	Ч	I	1	_	VDDA / Analog	-/1	AN[16] / —	3	CG	A3
AN17	Single-ended Analog Input	ď		I	-	VDDA / Analog	- / -	AN[17]/	2	C4	A4

MPC5642A Microcontroller Data Sheet, Rev. 3.1

### Pinout and signal description

38 Downloaded from Arrow.com.



-	:		PCR	2 0 1	2	Voltage <sup>6</sup> /	Sta	Status <sup>8</sup>	Ра	Package pin No.	O
Name .	Function	P/A/G	PA field <sup>4</sup>	ч сн сн	type	Pad type <sup>7</sup>	During reset	After reset	176	208	324
AN18	Single-ended Analog Input	٩	I	1	_	VDDA / Analog	-/1	AN[18] / —	-	D5	B4
AN19	Single-ended Analog Input	٩			_	VDDA / Analog	-/-	AN[19] / —	I	I	D6
AN20	Single-ended Analog Input	4	I		_	VDDA / Analog	-/-	AN[20] / —	I	I	C5
AN21	Single-ended Analog Input	٩			_	VDDA / Analog	- / -	AN[21] / —	173	B4	B6
AN22	Single-ended Analog Input	4	I		_	VDDA / Analog	-/1	AN[22] / —	161	B8	6D
AN23	Single-ended Analog Input	4	I		_	VDDA / Analog	-/1	AN[23] / —	160	60	A8
AN24	Single-ended Analog Input	4			_	VDDA / Analog	-/1	AN[24] / —	159	D8	B9
AN25	Single-ended Analog Input	4			_	VDDA / Analog	-/1	AN[25] / —	158	B9	A9
AN26	Single-ended Analog Input	4	I		_	VDDA / Analog	-/1	AN[26] / —	I	I	D10
AN27	Single-ended Analog Input	٩	1		_	VDDA / Analog	-/1	AN[27] / —	157	A10	C10
AN28	Single-ended Analog Input	Ч	I		-	VDDA / Analog	-/1	AN[28] / —	156	B10	D11
AN29	Single-ended Analog Input	٩.	I	1	_	VDDA / Analog	-/1	AN[29] / —	I	I	C11
AN30	Single-ended Analog Input	Ч	Ι	I	_	VDDA / Analog	-/1	AN[30] / —	155	D9	B11
AN31	Single-ended Analog Input	с.	Ι	I	-	VDDA / Analog	-/1	AN[31] / —	154	D10	D12
AN32	Single-ended Analog Input	Ч	Ι	I	-	VDDA / Analog	-/1	AN[32] / —	153	C10	C12
AN33	Single-ended Analog Input	٩	1		_	VDDA / Analog	-/1	AN[33] / —	152	C11	B12
AN34	Single-ended Analog Input	4			_	VDDA / Analog	-/1	AN[34] / —	151	C5	A12
AN35	Single-ended Analog Input	4	I		_	VDDA / Analog	-/1	AN[35] / —	150	D11	D13
AN36	Single-ended Analog Input	٩		I	-	VDDA / Analog	-/1	AN[36] / —	174	F4	B5

MPC5642A Microcontroller Data Sheet, Rev. 3.1

Freescale Semiconductor

-	:		PCR		. 8	s voltage <sup>6</sup> /		Status <sup>8</sup>	Ра	Package pin No.	ġ
Name	Function	P/A/6	FA field <sup>4</sup>	р Н С Н С Н С Н С	type	Pad type <sup>7</sup>	During reset	After reset	176	208	324
AN37	Single-ended Analog Input	٩.	Ι	1	-	VDDA / Analog	- 11	AN[37] / —	175	E3	A5
AN38	Single-ended Analog Input	٩	I		_	VDDA / Analog	- / -	AN[38] / —	I	I	D3
AN39	Single-ended Analog Input	с.	I		-	VDDA / Analog	-/-	AN[39] / —	ω	D2	D2
VRH	Voltage Reference High	٩	I		_	VDDA / 	- / -	I	163	A8	A10
VRL	Voltage Reference Low	٩	I	1	-	VDDA / 	- / -	I	162	49	A11
REFBYBC	Reference Bypass Capacitor Input	٩	I	I	-	VDDA / Analog	-/-	I	164	B7	B10
				Ф	eTPU2						
TCRCLKA IRQ[7] GPI0[113]	eTPU A TCR clock External interrupt request GPIO	a ₽a	2 5 5 8	113	9	VDDEH4 / Slow	dn/	dn / —	1	L4	AB12
ETPUA0 ETPUA12_O ETPUA19_O GPIO[114]	eTPU A channel eTPU A channel (output only) eTPU A channel (output only) GPIO	Р А2 G	001 010 000	114	<u>9</u> 009	VDDEH4 / Slow	—/ WKPCFG	—/ WKPCFG	61	ß	Y12
ETPUA1 ETPUA13_0 GPI0[115]	eTPU A channel eTPU A channel (output only) GPIO	A 1 Ω	10 <del>1</del> 00	115	<u></u> 902	VDDEH4 / Slow	—/ WKPCFG	—/ WKPCFG	60	M3	W12
ETPUA2 ETPUA14_O GPI0[116]	eTPU A channel eTPU A channel (output only) GPIO	a ₽ ₽	10 <del>1</del> 00	116	<u>808</u>	VDDEH4 / Slow	—/ WKPCFG	—/ WKPCFG	59	P2	AA11
ETPUA3 ETPUA15_0 GPI0[117]	eTPU A channel eTPU A channel (output only) GPIO	a ₽ ₽	10 <del>1</del> 00	117	<u></u> 902	VDDEH4 / Slow	—/ WKPCFG	GPIO / WKPCFG	58	P1	Y11
ETPUA4 ETPUA16_O  GPIO[118]	eTPU A channel eTPU A channel (output only)  GPIO GPIO	A 1 A2 A3 G3	0001 0010 1000 0000	118	<u>90 09</u>	VDDEH4 / Slow	—/ WKPCFG	-/ WKPCFG	20	Ž	W11
ETPUA5 ETPUA17_0 DSPL_B_SCK_LVDS- FR_B_TX_EN GPI0[119]	eTPU A channel eTPU A channel (output only) LVDS negative DSPI clock FlexRay tx data enable for ch. B GPIO	A 1 A 2 A 3 3 3 3 3	0001 0010 0100 1000 0000	119	<u>90009</u>	VDDEH4 / Slow + LVDS	—/ WKPCFG	-/ WKPCFG	54	M4	AB11

MPC5642A Microcontroller Data Sheet, Rev. 3.1



Pinout and signal description

7

Downloaded from Arrow.com.

field <sup>4</sup>
P 0001 A1 0010 A2 0100 A3 1000 G 0000
P 0001 A1 0010 A2 0100 A3 1000 G 0000
P 001 A1 010 A2 100 G 000
P 01 A1 10 G 00
P 0001 A1 0010 A2 0100 A3 1000 G 0000
P 001 A1 010 A2 100 G 000
P 001 A1 010 A2 100 G 000

MPC5642A Microcontroller Data Sheet, Rev. 3.1



41

Status <sup>8</sup>	After	-	WKF		
Sta	During reset	/	WKPCFG		
Voltage <sup>6</sup> <u>/</u>	Pad type'	/ IHEIDA	Slow		
0/1	type	0/1	0	0	Ç
DC B2		131			
PCR	field <sup>4</sup>	001	010	100	
۱۵،6 <sup>3</sup>	, č	Ъ	A1	A2	Ċ

formed	E2	5 , r <sup>3</sup>	PCR	0002	§	Voltage <sup>6</sup> /	Ste	Status <sup>8</sup>	Pa	Package pin No.	ġ
			field <sup>4</sup>	5	type	Pad type <sup>7</sup>	During reset	After reset	176	208	324
ETPUA17 DSPI_D_PCS[2] RCH3_A GPIO[131]	eTPU A channel DSPI D peripheral chip select Reaction channel 3A GPIO	A A A A	001 010 100 000	131	<u> 2002</u>	VDDEH1 / Slow	—/ WKPCFG	-/ WKPCFG	æ	원	Y1
ETPUA18 DSPI_D_PCS[3] RCH4_A GPI0[132]	eTPU A channel DSPI D peripheral chip select Reaction channel 4A GPIO	A A A A	001 010 000	132	<u> 2002</u>	VDDEH1 / Slow	—/ WKPCFG	-/ WKPCFG	37	H4	W3
ETPUA19 DSPI_D_PCS[4] RCH5_A GPIO[133]	eTPU A channel DSPI D peripheral chip select Reaction channel 5A GPIO	A A A A	001 010 100 000	133	<u> 2002</u>	VDDEH1 / Slow	—/ WKPCFG	-/ WKPCFG	36	с Г	W2
ETPUA20 IRQ[8] RCH0_B FR_A_TX GPI0[134]	eTPU A channel External interrupt request Reaction channel 0B FlexRay transmit data channel A GPIO	a 4 A 23 A 23 A 23 A 24 A 24 A 24 A 24 A 24 A 24 A 24 A 24	0001 0010 0100 1000 0000	134	<u>8</u> -008	VDDEH1 / Slow	—/ WKPCFG	/ WKPCFG	35	5	۲۷ ۲
ETPUA21 IRQ[9] RCH0_C FR_A_RX GPI0[135]	eTPU A channel External interrupt request Reaction channel 0C FlexRay receive channel A GPIO	P A1 A2 A3 G	0001 0010 0100 1000 0000	135	0/ 0 - 0 - 0/	VDDEH1 / Slow	—/ WKPCFG	-/ WKPCFG	34	G4	N4
ETPUA22 IRQ[10] ETPUA17_0 GPI0[136]	eTPU A channel External interrupt request eTPU A channel (output only) GPIO	A P A2 A2	001 010 100 000	136	<u>9</u> -0 <u>9</u>	VDDEH1 / Slow	—/ WKPCFG	—/ WKPCFG	32	오	N3
ETPUA23 IRQ[11] ETPUA21_0 FR_A_TX_EN GPI0[137]	eTPU A channel External interrupt request eTPU A channel (output only) FlexRay ch. A transmit enable GPIO	A 41 A 23 A 33 A 33 A 33 A 34 A 34 A 34 A 34 A 3	0001 0010 0100 1000 0000	137	8-008	VDDEH1 / Slow	—/ WKPCFG	-/ WKPCFG	30	Ξ	μ
ETPUA24 IRQ[12] DSPL_C_SCK_LVDS- GPI0[138]	eTPU A channel External interrupt request LVDS negative DSPI clock GPIO	A P A2 A2	001 010 100 000	138	<u>9</u> -0 <u>9</u>	VDDEH1 / Slow + LVDS	—/ WKPCFG	—/ WKPCFG	28	G	M2
ETPUA25 IRQ[13] DSPL_C_SCK_LVDS+ GPI0[139]	eTPU A channel External interrupt request LVDS positive DSPI clock GPIO	A P A2 A2	001 010 100 000	139	<u>9</u> -0 <u>9</u>	VDDEH1 / Medium + LVDS	—/ WKPCFG	—/ WKPCFG	27	G3	M3
ETPUA26 IRQ[14] DSPL_C_SOUT_LVDS- GPIO[140]	eTPU A channel External interrupt request LVDS negative DSPI data out GPIO	A P A2 A2	001 010 100 000	140	<u>9</u> -09	VDDEH1 / Slow + LVDS	—/ WKPCFG	—/ WKPCFG	26	£	L2


MPC5642A Microcontroller Data Sheet, Rev. 3.1



Downloaded from Arrow.com.

1 cm cl	Eurostion2	D / A / C <sup>3</sup>	PCR		2	Voltage <sup>6</sup> <u>/</u>	Sta	Status <sup>8</sup>	Pa	Package pin No.	ö
				5	type	Pad type <sup>7</sup>	During reset	After reset	176	208	324
ETPUA27 IRQ[15] DSPL_C_SOUT_LVDS+ DSPL_B_SOUT_ GPI0[141]	eTPU A channel External interrupt request LVDS positive DSPI data out DSPI B data output GPIO	9 9 9 8 9 1 9 1 9 9 1 9 1 9 1 9 1 9 1 9	0001 0010 0100 1000 0000	141	<u>9</u> -009	VDDEH1 / Slow + LVDS	—/ WKPCFG	—/ WKPCFG	25	<b>G</b> 2	5
ETPUA28 DSPI_C_PCS[1] RCH5_B GPIO[142]	eTPU A channel DSPI C peripheral chip select Reaction channel 5B GPIO	A1 A2 G	001 010 000	142	<u>8008</u>	VDDEH1 / Medium	—/ WKPCFG	—/ WKPCFG	24	E	M4
ETPUA29 DSPI_C_PCS[2] RCH5_C GPIO[143]	eTPU A channel DSPI C peripheral chip select Reaction channel 5C GPIO	A A2 A2	001 010 000	143	<u>8008</u>	VDDEH1 / Medium	—/ WKPCFG	—/ WKPCFG	23	F2	L3
ETPUA30 DSPL_C_PCS[3] ETPUA11_0 GPIO[144]	eTPU A channel DSPI C peripheral chip select eTPU A channel (output only) GPIO	A1 A2 G	001 010 100 000	144	<u>8</u> 00 <u>8</u>	VDDEH1 / Medium	—/ WKPCFG	—/ WKPCFG	22	E1	L4
ETPUA31 DSPL_C_PCS[4] ETPUA13_O GPIO[145]	eTPU A channel DSPI C peripheral chip select eTPU A channel (output only) GPIO	A1 A2 G	001 010 100 000	145	<u>8</u> 00 <u>8</u>	VDDEH1 / Medium	—/ WKPCFG	—/ WKPCFG	21	E2	K1
				e	eMIOS						
EMIOS0 ETPUA0_O ETPUA25_O GPIO[179]	eMIOS channel eTPU A channel (output only) eTPU A channel (output only) GPIO	A A2 A2	001 010 000	179	<u>8008</u>	VDDEH4 / Slow	dn /	dn/	63	T4	AA12
EMIOS1 ETPUA1_O GPIO[180]	eMIOS channel eTPU A channel (output only) GPIO	a ₽	01 01 00	180	<u>808</u>	VDDEH4 / Slow	dn / —	-/ Up	64	T5	W13
EMIOS2 ETPUA2_O RCH2_B GPIO[181]	eMIOS channel eTPU A channel (output only) Reaction channel 2B GPIO	A P A2 A2	001 010 000	181	<u>8008</u>	VDDEH4 / Slow	-/ Up	dn / —	65	Z	Y13
EMIOS3 ETPUA3_O GPIO[182]	eMIOS channel eTPU A channel (output only) GPIO	a ₽a	01 01 00	182	<u></u> 902	VDDEH4 / Slow	—/ WKPCFG	—/ WKPCFG	99	R6	AA13
EMIOS4 ETPUA4_O RCH2_C GPIO[183]	eMIOS channel eTPU A channel (output only) Reaction channel 2C GPIO	A1 A2 G	001 010 100 000	183	<u>8</u> 008	VDDEH4 / Slow	—/ WKPCFG	—/ WKPCFG	67	R5	AB13
EMIOS5 ETPUA5_0 GPIO[184]	eMIOS channel eTPU A channel (output only) GPIO	ძ ჩ ი	01 10 00	184	<u>0</u> 00	VDDEH4 / Slow	—/ WKPCFG	/ WKPCFG		I	Y14

MPC5642A Microcontroller Data Sheet, Rev. 3.1



Downloaded from Arrow.com.

43

			-			10	10	<i>(</i> 2	(0						
No.	324	AA14	AB14	W15	Y15	AA15	AB15	AB16	AA16	Υ16	W16	W17	Y17	AA17	AB17
Package pin No.	208	P7	I	Р8	R7	N8	R8	N10	T8	R9	Т9	I	I	I	I
Ра	176	68	69	70	71	73	75	76	77	78	79	I	I	I	I
Status <sup>8</sup>	After reset	— / Down	— / Down	dn /	dn /	—/ WKPCFG	—/ WKPCFG	—/ WKPCFG	—/ WKPCFG	— / Down	— / Down	dn / —	dn / —	dn / —	/
Sta	During reset	— / Down	— / Down	dn/	dn/	—/ WKPCFG	—/ WKPCFG	—/ WKPCFG	—/ WKPCFG	—/ Down	— / Down	-/ Up	-/ Up	-/ Up	/-
	Pad type <sup>7</sup>	VDDEH4 / Slow	VDDEH4 / Slow	VDDEH4 / Slow	VDDEH4 / Slow	VDDEH4 / Medium	VDDEH4 / Medium	VDDEH4 / Medium	VDDEH4 / Medium	VDDEH4 / Slow	VDDEH4 / Slow	VDDEH4 / Slow	VDDEH4 / Slow	VDDEH4 / Slow	VDDEH4 /
· <u>·</u>	type	<u>ç</u> oğ	õoõ	<u>8</u> 008	<u>8</u> 0-8	<u>8</u> 008	<u>8</u> 008	<u>8</u> 008	õoõ	<u>8</u> -08	<u>8</u> – 8	<u>8</u> 8	<u>8</u> 8	<u>8</u>	0/1
	PCR <sup>5</sup>	185	186	187	188	189	190	191	192	193	194	195	196	197	198
PCR	PA field <sup>4</sup>	01 10	01 01 00	001 010 100 000	001 010 100 000	001 010 100 000	001 010 100 000	001 010 100 000	01 01 00	001 010 100 000	01 00	01 00	01 00	01 00	01
	P/A/G <sup>3</sup>	d 1 G A P	a ta	A2 A2 G	A2 A2 G	A A2 G	A A2 G	A A2 G	₽ ₽ ₽	A P A2 G	a f Q	<u>۵</u> رو	<u>۵</u> رو	<u>۵</u> رو	д.
	Function <sup>2</sup>	eMIOS channel eTPU A channel (output only) GPIO	eMIOS channel eTPU A channel (output only) GPIO	eMIOS channel eTPU A channel (output only) eSCI B transmit GPIO	eMIOS channel eTPU A channel (output only) eSCI B receive GPIO	eMIOS channel DSPI D peripheral chip select Reaction channel 3B GPIO	eMIOS channel DSPI D peripheral chip select Reaction channel 3C GPIO	eMIOS channel DSPI C data output eTPU A channel (output only) GPIO	eMIOS channel DSPI D data output GPIO	eMIOS channel External interrupt request eTPU A channel (output only) GPIO	eMIOS channel External interrupt request GPIO	eMIOS channel GPIO	eMIOS channel GPIO	eMIOS channel GPIO	eMIOS channel
	Name <sup>1</sup>	EMIOS6 ETPUA6_0 GPI0[185]	EMIOS7 ETPUA7_0 GPI0[186]	EMIOS8 ETPUA8_O SCI_B_TX GPIO[187]	EMIOS9 ETPUA9_O SCI_B_RX GPIO[188]	EMIOS10 DSPL_D_PCS[3] RCH3_B GPIO[189]	EMIOS11 DSPL_D_PCS[4] RCH3_C GPIO[190]	EMIOS12 DSPL_C_SOUT ETPUA27_0 GPIO[191]	EMIOS13 DSPI_D_SOUT GPI0[192]	EMIOS14 IRQ[0] ETPUA29_0 GPI0[193]	EMIOS15 IRQ[1] GPI0[194]	EMIOS16 GPIO[195]	EMIOS17 GPIO[196]	EMIOS18 GPIO[197]	EMIOS19

MPC5642A Microcontroller Data Sheet, Rev. 3.1

### Pinout and signal description

Downloaded from Arrow.com.

(continued)
properties
signal
<b>MPC5642A</b>
Table 3.

	2	5 4 1 C3	PCR	2002	8	Voltage <sup>6</sup> /	Sta	Status <sup>8</sup>	B	Package pin No.	<u>.</u>
Name		P/ A/ G	field <sup>4</sup>	5	type	Pad type <sup>7</sup>	During reset	After reset	176	208	324
EMIOS20 GPIO[199]	eMIOS channel GPIO	Ч	10 00	199	<u>8</u> 8	VDDEH4 / Slow	—/ WKPCFG	—/ WKPCFG	I	I	AB18
EMIOS21 GPIO[200]	eMIOS channel GPIO	<u>د</u> رو	10 00	200	<u>8</u> 8	VDDEH4 / Slow	—/ WKPCFG	—/ WKPCFG	1	I	AA18
EMIOS22 GPIO[201]	eMIOS channel GPIO	<u>م</u> ن	10 00	201	<u>0</u> 0	VDDEH4 / Slow	— / Down	— / Down	1	I	Y18
EMIOS23 GPIO[202]	eMIOS channel GPIO	<u>م</u> ن	10 00	202	<u>8</u> 8	VDDEH4 / Slow	— / Down	— / Down	80	R11	W18
EMIOS14 <sup>15</sup> GPIO[203]	eMIOS channel GPIO	<b>۲</b> ۵	10 00	203	o₽	VDDEH7 / Slow	— / Down	— / Down	1	I	A15
EMIOS15 <sup>15</sup> GPIO[204]	eMIOS channel GPIO	<b>۲</b> ۵	00 10	204	o₽	VDDEH7 / Slow	— / Down	— / Down	1	I	D14
				Clock S	Clock Synthesizer	ter					
XTAL	Crystal oscillator output	٩	01	I	0	VDDEH6 / Analog	1	I	6	P16	V22
EXTAL	Crystal oscillator input	Ч	01		_	VDDEH6 / Analog	I	I	92	N16	U22
CLKOUT	System clock output	Ч	10	229	0	VDDE12 / Fast	I	CLKOUT	I	I	AB9
ENGCLK	Engineering clock output	Р	01	214	0	VDDE12 / Fast	1	ENGCLK	I	T14	W10
				Power	Power / Ground	q					
VDDREG	Voltage regulator supply	I		I	_	5 V	-/1	VDDREG	10	K16	F4
VRCCTL	Voltage regulator control output	I		I	0	I	-/0	VRCCTL	11	N14	F2
VRC33 <sup>17</sup>	Internal regulator output	I			0	3.3 V	/ O/I	VRC33	13	A15,	B1,
	Input for external 3.3 V supply	I			_	3.3 V				U1, N6, N12	M19, P11
VDDA	eQADC high reference voltage	I		1	_	5 V	-/-	VDDA	9	A4, B11	E3, A6
VSSA	eQADC ground/low reference voltage	Ι		I	_	Ι	-/1	VSSA	2	A5, A11	A7, E2
VDDPLL	FMPLL supply voltage	Ι		Ι	_	1.2 V	-/1	VDDPLL	91	R16	W22
VSTBY	Power supply for standby RAM	I		Ι	-	0.9 V – 6 V	-/-	VSTBY	12	C1	E4

Freescale Semiconductor

(continued)
properties (
signal
MPC5642A
Table 3.

Core sur			٤		2	Voltage <sup>6</sup> <u>/</u>	10	Status		гаскаде ріп мо.	
Core sur			field <sup>4</sup>	5	type	Pad type <sup>7</sup>	During reset	After reset	176	208	324
External	Core supply for input or decoupling	1		1	_	1.2 V	-/-	QQA	33, 45, 62, 103, 132, 149, 176	B1, B16, C2, D3, E4, N5, P4, P13, R3, R14, T2, T15	A2, A20, A21, B3, C4, C22, D5, W20, Y4, Y21, AA3, AA22
intertaces	External supply input for calibration bus interfaces	I		I	-	3.0 V – 3.6 V	-/1	VDDE12	I	I	I
External CLKOU1	External supply input for ENGCLK and CLKOUT	I		1	_	3.0 V – 3.6 V	-/1	VDDE5	I	T13	N11, W5, W8
External	External supply for EBI interfaces	I		I	-	3.0 V – 5.0 V	-/1	VDDE-EH	I	I	R3, V2
I/O supply input	ly input	I		I	-	3.3 V – 5.0 V	-/1	VDDEH1A <sup>18</sup>	31	I	I
I/O supply input	ly input	I		I	-	3.3 V – 5.0 V	-/1	VDDEH1B <sup>18</sup>	41	I	I
I/O supply input	ly input	I		I	_	3.3 V – 5.0 V	-/-	VDDEH1AB <sup>18</sup>	I	K4	K4
I/O supply input	ly input	I		I	_	3.3 V – 5.0 V	-/-	VDDEH4 <sup>19</sup>	I	I	I
I/O supply input	ly input	I		I	-	3.3 V – 5.0 V	-/1	VDDEH4A <sup>19</sup>	55	I	I
I/O supply input	ly input	I		I	_	3.3 V – 5.0 V	-/-	VDDEH4B <sup>19</sup>	74	I	I
VDDEH4AB <sup>19</sup> I/O supply input	ly input	I			_	3.3 V – 5.0 V	-/-	VDDEH4AB <sup>19</sup>	I	6N	W14, AA19
I/O supply input	ly input	I			-	3.3 V – 5.0 V	-/-	VDDEH6 <sup>20</sup>	I	I	I
I/O supply input	ly input	I			_	3.3 V – 5.0 V	-/1	VDDEH6A <sup>20</sup>	95	I	I
I/O supply input	ly input	I			_	3.3 V – 5.0 V	-/1	VDDEH6B <sup>20</sup>	110	I	I
VDDEH6AB <sup>20</sup> I/O supply input	ly input	I		I	_	3.3 V – 5.0 V	-/-	VDDEH6AB <sup>20</sup>	I	F13	M22, U19

MPC5642A Microcontroller Data Sheet, Rev. 3.1



		-	-
Free	escale Sei	miconduct	or

Downloaded from Arrow.com.

Table 3. MPC5642A signal properties (continued)

1 amel	Eurotion <sup>2</sup>	D / A / G <sup>3</sup>	PCR BCR		2	Voltage <sup>6</sup> <u>/</u>	Sta	Status <sup>8</sup>	Ра	Package pin No.	ö
				5	type	Pad type <sup>7</sup>	During reset	After reset	176	208	324
VDDEH7 <sup>21</sup>	I/O supply input	1		1	_	3.3 V – 5.0 V	-/-	VDDEH7		D12	B22, C21, D15, D20, E19, F19, H19, J14
VDDEH7A <sup>21</sup>	I/O supply input	I		1	_	3.3 V – 5.0 V	-/-	VDDEH7A	125	I	I
VDDEH7B <sup>21</sup>	I/O supply input	I		1	-	3.3 V – 5.0 V	-/-	VDDEH7B	138	I	I
SS	Ground	1		1	-	1		SS	15, 29, 43, 94, 96, 108, 115, 127, 133, 140	A1, A16, B2, B15, D4, D13, G7, D8, D14, D13, H9, H10, H9, H10, K10, M16, N4, N13, R2, P14, T1, T16 T1, T16	A1, A22, B2, B21, C3, C20, D4, D17, D19, F21, H21, J13, J12, J13, K13, K14, L13, L14, L13, L14, L21, L12, L11, L12, L11, L12, L13, L14, L21, M13, M14, N9, M14, N9, M14, N9, M12, P10, P13, P14, P13, P14, P13, P14, P13, P14, P13, P14, P13, P12, P13, P12, P12, P12, P12, P12, P12, P12, P12, P12, P12, P12, P12,
<sup>1</sup> The suffix "_O" ide	The suffix "_O" identifies an output-only eTPU channel	nnel ool.mo.ic.o.				the nin Eor		alaction of prime		otion or s	Mapaoo

MPC5642A Microcontroller Data Sheet, Rev. 3.1

For each pin in the table, each line in the Function column is a separate function of the pin. For all I/O pins the selection of primary pin function or secondary function or GPIO is done in the SIU except where explicitly noted. See the Signal details table for a description of each signal. N

The P/A/G column indicates the position a signal occupies in the muxing order for a pin—Primary, Alternate 1, Alternate 2, Alternate 3, or GPIO. Signals are selected by setting the PA field value in the appropriate PCR register in the SIU module. The PA field values are as follows: P - 0b0001, A1 - 0b0010, A2 -0b0100, A3 - 0b1000, or G - 0b0000. Depending on the register, the PA field size can vary in length. For PA fields having fewer than four bits, remove the appropriate number of leading zeroes from these values. ო 4

The Pad Configuration Register (PCR) PA field is used by software to select pin function.


Values in the PCR column refer to registers in the System Integration Unit (SIU). The actual register name is "SIU\_PCR" suffixed by the PCR number. For example, PCR[190] refers to the SIU register named SIU\_PCR190. ß

The VDDE and VDDEH supply inputs are broken into segments. Each segment of slow I/O pins (VDDEH) may have a separate supply in the 3.3 V to 5.0 V range (-10%/+5%). Each segment of fast I/O (VDDE) may have a separate supply in the 1.8 V to 3.3 V range (+/- 10%) 9

4	8
4	
Downloaded from	Arrow.com.

- The Status During Reset pin is sampled after the internal POR is negated. Prior to exiting POR, the signal has a high impedance. Terminology is O (output), (input), Up (weak pull up enabled), Down (weak pull down enabled), Low (output driven low), High (output driven high). A dash for the function in this column denotes that both the input and output buffer are turned off. The signal name to the left or right of the slash indicates the pin is enabled. ω
  - When used as ETRIG, this pin must be configured as an input. For GPIO it can be configured either as an input or output. ი
    - <sup>10</sup> Maximum frequency is 50 kHz
- <sup>11</sup> PCR219 controls two different pins: MCKO and GPIO[219]. Please refer to Pad Configuration Register 219 section in SIU chapter of device reference manual for details.
  - <sup>12</sup> On 176 LQFP and 208 MAPBGA packages, this pin is tied low internally.
- <sup>13</sup> These pins are selected by asserting JCOMP and configuring the NPC. SIU values have no effect on the function of this pin once enabled.
  - <sup>14</sup> The BAM uses this pin to select if auto baud rate is on or off.
    - <sup>15</sup> Output only
- <sup>l6</sup> This signal name is used to support legacy naming.
  - <sup>17</sup> Do not use VRC33 to drive external circuits.
- <sup>18</sup> VDDEH1A, VDDEH1B and VDDEH1AB are shorted together in all production packages. The separation of the signal names is present to support legacy naming, however they should be considered as the same signal in this document.
- <sup>19</sup> VDDEH4, VDDEH4A, VDDEH4B and VDDEH4AB are shorted together in all production packages. The separation of the signal names is present to support legacy naming, however they should be considered as the same signal in this document.
- <sup>20</sup> VDDEH6, VDDEH6A, VDDEH6B and VDDEH6AB are shorted together in all production packages. The separation of the signal names is present to support legacy naming, however they should be considered as the same signal in this document.
  - <sup>21</sup> VDDEH7, VDDEH7A and VDDE7B are shorted together in all production packages. The separation of the signal names is present to support legacy naming, however they should be considered as the same signal in this document.







### Table 4. Pad types

Pad Type	Name	I/O Voltage Range
Slow	pad_ssr_hv	3.0V - 5.5 V
Medium	pad_msr_hv	3.0 V - 5.5 V
Fast	pad_fc	3.0 V - 3.6 V
MultiV <sup>1,2</sup>	pad_multv_hv	3.0 V - 5.5 V (high swing mode) 3.0 V - 3.6 V (low swing mode)
Analog	pad_ae_hv	0.0 - 5.5 V
LVDS	pad_lo_lv	—

<sup>1</sup> Multivoltage pads are automatically configured in low swing mode when a JTAG or Nexus function is selected, otherwise they are high swing.

<sup>2</sup> VDDEH7 supply cannot be below 4.5 V when in low-swing mode.

# 2.5 Signal details

Table 5	. Signal details

Signal	Module or function	Description
CLKOUT	Clock Generation	MPC5642A clock output for the calibration bus interface
ENGCLK	Clock Generation	Clock for external ASIC devices
EXTAL	Clock Generation	Input pin for an external crystal oscillator or an external clock source based on the value driven on the PLLREF pin at reset
PLLREF	Clock Generation Reset/Configuration	<ul> <li>PLLREF is used to select whether the oscillator operates in xtal mode or external reference mode from reset. PLLREF = 0 selects external reference mode. On the 324 TEPBGA package, PLLREF is bonded to the ball used for PLLCFG[0] for compatibility with MPC55xx devices.</li> <li>For the 176-pin QFP and 208-ball BGA packages: <ul> <li>0: External reference clock is selected</li> <li>1: XTAL oscillator mode is selected</li> <li>1: RSTCFG is 0:</li> <li>0: External reference clock is selected</li> <li>1: XTAL oscillator mode is selected</li> </ul> </li> </ul>
XTAL	Clock Generation	Crystal oscillator input
DSPI_B_SCK_LVDS- DSPI_B_SCK_LVDS+	DSPI	LVDS pair used for DSPI_B TSB mode transmission
DSPI_B_SOUT_LVDS- DSPI_B_SOUT_LVDS+	DSPI	LVDS pair used for DSPI_B TSB mode transmission



Pinout and signal description

### Table 5. Signal details (continued)

Signal	Module or function	Description
DSPI_C_SCK_LVDS- DSPI_C_SCK_LVDS+	DSPI	LVDS pair used for DSPI_C TSB mode transmission
DSPI_C_SOUT_LVDS- DSPI_C_SOUT_LVDS+	DSPI	LVDS pair used for DSPI_C TSB mode transmission
DSPI_B_PCS[0] DSPI_C_PCS[0] DSPI_D_PCS[0]	DSPI_B – DSPI_D	Peripheral chip select when device is in master mode—slave select when used in slave mode
DSPI_B_PCS[1:5] DSPI_C_PCS[1:5] DSPI_D_PCS[1:5]	DSPI_B – DSPI_D	Peripheral chip select when device is in master mode
DSPI_B_SCK DSPI_C_SCK DSPI_D_SCK	DSPI_B – DSPI_D	DSPI clock—output when device is in master mode; input when in slave mode
DSPI_B_SIN DSPI_C_SIN DSPI_D_SIN	DSPI_B – DSPI_D	DSPI data in
DSPI_B_SOUT DSPI_C_SOUT DSPI_D_SOUT	DSPI_B – DSPI_D	DSPI data out
eMIOS[0:23]	eMIOS	eMIOS I/O channels
AN[0:39]	eQADC	Single-ended analog inputs for analog-to-digital converter
AN[0:7]/DAN+	eQADC	Differential analog input pair for analog-to-digital converter with pull-up/pull-down functionality
AN[0:7]/DAN-	eQADC	Differential analog input pair for analog-to-digital converter with pull-up/pull-down functionality
FCK	eQADC	eQADC free running clock for eQADC SSI
MA[0:2]	eQADC	These three control bits are output to enable the selection for an external Analog Mux for expansion channels.
REFBYPC	eQADC	Bypass capacitor input
SDI	eQADC	Serial data in
SDO	eQADC	Serial data out
SDS	eQADC	Serial data select
VRH	eQADC	Voltage reference high input
VRL	eQADC	Voltage reference low input
SCI_A_RX SCI_B_RX SCI_C_RX	eSCI_A – eSCI_C	eSCI receive
SCI_A_TX SCI_B_TX SCI_C_TX	eSCI_A – eSCI_C	eSCI transmit
ETPU_A[0:31]	eTPU	eTPU I/O channel




### Table 5. Signal details (continued)

Signal	Module or function	Description
RCH0_[A:C] RCH1_[A:C] RCH2_[A:C] RCH3_[A:C] RCH4_[A:C] RCH5_[A:C]	eTPU2 Reaction Module	eTPU2 reaction channels. Used to control external actuators, e.g., solenoid control for direct injection systems and valve control in automatic transmissions
TCRCLKA	eTPU2	Input clock for TCR time base
CAN_A_TX CAN_B_TX CAN_C_TX	FlexCAN_A – FlexCAN_C	FlexCAN transmit
CAN_A_RX CAN_B_RX CAN_C_RX	FlexCAN_A – FlexCAN_C	FlexCAN receive
FR_A_RX FR_B_RX	FlexRay	FlexRay receive (Channels A, B)
FR_A_TX_EN FR_B_TX_EN	FlexRay	FlexRay transmit enable (Channels A, B)
FR_A_TX FR_B_TX	FlexRay	FlexRay transmit (Channels A, B)
JCOMP	JTAG	Enables the JTAG TAP controller
ТСК	JTAG	Clock input for the on-chip test logic
TDI	JTAG	Serial test instruction and data input for the on-chip test logic
TDO	JTAG	Serial test data output for the on-chip test logic
TMS	JTAG	Controls test mode operations for the on-chip test logic
EVTI	Nexus	$\overline{\text{EVTI}}$ is an input that is read on the negation of $\overline{\text{RESET}}$ to enable or disable the Nexus Debug port. After reset, the $\overline{\text{EVTI}}$ pin is used to initiate program synchronization messages or generate a breakpoint.
EVTO	Nexus	Output that provides timing to a development tool for a single watchpoint or breakpoint occurrence
МСКО	Nexus	MCKO is a free running clock output to the development tools which is used for timing of the MDO and $\overline{\text{MSEO}}$ signals.
MDO[0:11]	Nexus	Trace message output to development tools. This pin also indicates the status of the crystal oscillator clock following a power-on reset, when MDO[0] is driven high until the crystal oscillator clock achieves stability and is then negated.
MSEO[0:1]	Nexus	Output pin—Indicates the start or end of the variable length message on the MDO pins
RDY	Nexus	Nexus Ready Output (RDY)—Indicates to the development tools that data is ready to be read from or written to the Nexus read/write access registers.



Signal	Module or function	Description
BOOTCFG[0:1]	SIU – Configuration	Two BOOTCFG signals are implemented in MPC5642A MCUs.
		The BAM program uses the BOOTCFG0 bit to determine where to read the reset configuration word, and whether to initiate a FlexCAN or eSCI boot.
		The BOOTCFG1 pin is sampled during the assertion of the RSTOUT signal, and the value is used to update the RSR and the BAM boot mode.
		See reference manual section "Reset Configuration Half Word (RCHW)" for details on the RCHW. The table "Boot Modes" in reference manual section "BAM Program Operation" defines the boot modes specified by the BOOTCFG1 pin.
		The following values are for BOOTCFG[0:1]: 00: Boot from internal flash memory 01: FlexCAN/eSCI boot 10: Boot from external memory using calibration bus 11: Reserved
		Note: For the 176-pin QFP and 208-ball BGA packages BOOTCFG[0] is always 0 since the EBI interface is not available.
WKPCFG	SIU – Configuration	The WKPCFG pin is applied at the assertion of the internal reset signal (assertion of RSTOUT), and is sampled four clock cycles before the negation of the RSTOUT pin.
		The value is used to configure whether the eTPU and eMIOS pins are connected to internal weak pull up or weak pull down devices after reset. The value latched on the WKPCFG pin at reset is stored in the Reset Status Register (RSR), and is updated for all reset sources except the Debug Port Reset and Software External Reset.
		0: Weak pulldown applied to eTPU and eMIOS pins at reset 1: Weak pullup applied to eTPU and eMIOS pins at reset
ETRIG[2:3]	SIU – eQADC Triggers	External signal eTRIGx triggers eQADC CFIFOx
GPIO[206] ETRIG0 (Input)	SIU – eQADC Triggers	External signal eTRIGx triggers eQADC CFIFOx
GPIO[207] ETRIG1 (Input)	SIU – eQADC Triggers	External signal eTRIGx triggers eQADC CFIFOx
IRQ[0:5] IRQ[7:15]	SIU – External Interrupts	The IRQ[0:15] pins connect to the SIU IRQ inputs. IMUX Select Register 1 is used to select the IRQ[0:15] pins as inputs to the IRQs.
		See reference manual section "External IRQ Input Select Register (SIU_EIISR)" for more information.
NMI	SIU – External Interrupts	Non-Maskable Interrupt

### Table 5. Signal details (continued)





\_\_\_\_\_

Signal	Module or function	Description
GPIO[12:17] GPIO[75:110] GPIO[113:145] GPIO[179:204] GPIO[206:213] GPIO[219] GPIO[244:245]	SIU – GPIO	<ul> <li>Configurable general purpose I/O pins. Each GPIO input and output is separately controlled by an 8-bit input (GPDI) or output (GPDO) register. Additionally, each GPIO pin is configured using a dedicated SIU_PCR register.</li> <li>The GPIO pins are generally multiplexed with other I/O pin functions.</li> <li>See the following reference manual sections for more information:</li> <li>"Pad Configuration Registers (SIU_PCR)"</li> <li>"GPIO Pin Data Output Registers (SIU_GPDO0_3 – SIU_GPD0412_413)"</li> <li>"GPIO Pin Data Input Registers (SIU_GPDI0_3 – SIU_GPDI_232)"</li> </ul>
RESET	SIU – Reset	The RESET pin is an active low input. The RESET pin is asserted by an external device during a power-on or external reset. The internal reset signal asserts only if the RESET pin asserts for 10 clock cycles. Assertion of the RESET pin while the device is in reset causes the reset cycle to start over. The RESET pin has a glitch detector which detects spikes greater than two clock cycles in duration that fall below the switch point of the input buffer logic of the VDDEH input pins. The switch point lies between the maximum VIL and minimum VIH specifications for the VDDEH input pins.
RSTCFG	SIU – Reset	Used to enable or disable the PLLREF and the BOOTCFG[0:1] configuration signals. 0: Get configuration information from BOOTCFG[0:1] and PLLREF 1: Use default configuration of booting from internal flash with crystal clock source <b>Note:</b> For the 176-pin QFP and 208-ball BGA packages RSTCFG is always 0, so PLLREF and BOOTCFG signals are used.
RSTOUT	SIU – Reset	The RSTOUT pin is an active low output that uses a push/pull configuration. The RSTOUT pin is driven to the low state by the MCU for all internal and external reset sources. There is a delay between initiation of the reset and the assertion of the RSTOUT pin. See reference manual section "RSTOUT" for details.

Power segment	Voltage	I/O pins powered by segment	
VDDE5	3.0 V – 3.6 V	DATA[0:15], CLKOUT, ENGCLK	
VDDE12	3.0 V – 3.6 V	CAL_CS0, CAL_CS2, CAL_CS3, CAL_ADDR[12:30], CAL_DATA[0:15], CAL_RD_WR, CAL_WE0, CAL_WE1, CAL_OE, CAL_TS	
VDDE-EH	3.0 V – 5.5 V	FR_A_TX, FR_A_TX_EN, FR_A_RX, FR_B_TX, FR_B_TX_EN, FR_B_RX	
VDDEH1	3.3 V – 5.5 V	ETPUA[10:31]	
VDDEH4	3.3 V – 5.5 V	EMIOS[0:23], TCRCLKA, ETPUA[0:9]	
VDDEH6	3.3 V – 5.5 V	RESET, RSTOUT, PLLREF, PLLCFG1, RSTCFG, BOOTCFG0, BOOTCFG1, WKPCFG, CAN_A_TX, CAN_A_RX, CAN_B_TX, CAN_B_RX, CAN_C_TX, CAN_C_RX, SCI_A_TX, SCI_A_RX, SCI_B_TX, SCI_B_RX, SCI_C_TX, SCI_C_RX, DSPI_B_SCK, DSPI_B_SIN, DSPI_B_SOUT, DSPI_B_PCS[0:5], EXTAL, XTAL	
VDDEH7	3.3 V – 5.5 V	EMIOS14, EMIOS15, GPIO[98:99], GPIO[203:204], GPIO[206], GPIO[207], GPIO[219], EVTI, EVTO, MDO[4:11], MSEO0, MSEO1, RDY, TCK, TDI, TDO, TMS, JCOMP, DSPI_A_SCK, DSPI_A_SIN, DSPI_A_SOUT, DSPI_A_PCS[0:1], DSPI_A_PCS[4:5], AN12-SDS, AN13-SDO, AN14-SDI, AN15-FCK	
VDDA	5.0 V	AN[0:11], AN[16:39], VRH, VRL, REFBYBC	
VRC33	3.3 V	MCKO, MDO[0:3]	
		Other power segments	
VDDREG	5.0 V	—	
VRCCTL	—	—	
VDDPLL	1.2 V	—	
VSTBY	0.9 V – 6.0 V	—	
VSS	—	_	
-	0.9 V – 6.0 V		

### Table 6. Power/ground segmentation



This section contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications for the MPC5642A series of MCUs.

The electrical specifications are preliminary and are from previous designs, design simulations, or initial evaluation. These specifications may not be fully tested or guaranteed at this early stage of the product life cycle, however for production silicon these specifications will be met. Finalized specifications will be published after complete characterization and device qualifications have been completed.

In the tables where the device logic provides signals with their respective timing characteristics, the symbol "CC" for Controller Characteristics is included in the Symbol column.

In the tables where the external system must provide signals with their respective timing characteristics to the device, the symbol "SR" for System Requirement is included in the Symbol column.

# 3.1 Parameter classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the classifications listed in Table 7 are used and the parameters are tagged accordingly in the tables where appropriate.

Classification tag	Tag description
Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

### Table 7. Parameter classifications

### NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.



# 3.2 Maximum ratings

Table 8. Absolute maximum ratings<sup>1</sup>

Symphol		Devementer	Conditions	Va	11	
Symbol		Parameter	Conditions	Min	Max	Unit
V <sub>DD</sub>	SR	1.2 V core supply voltage <sup>2</sup>		-0.3	1.32	V
V <sub>FLASH</sub>	SR	Flash core voltage <sup>3,4</sup>		-0.3	3.6	V
V <sub>STBY</sub>	SR	SRAM standby voltage <sup>5</sup>		-0.3	6.0	V
V <sub>DDPLL</sub>	SR	Clock synthesizer voltage <sup>3</sup>		-0.3	1.32	V
V <sub>RC33</sub>	SR	Voltage regulator control input voltage <sup>4</sup>		-0.3	3.6	V
V <sub>DDA</sub>	SR	Analog supply voltage <sup>5</sup>	Reference to V <sub>SSA</sub>	-0.3	5.5	V
V <sub>DDE</sub>	SR	I/O supply voltage <sup>4,6</sup>		-0.3	3.6	V
V <sub>DDEH</sub>	SR	I/O supply voltage <sup>5,7</sup>		-0.3	5.5	V
V <sub>IN</sub>	SR	DC input voltage <sup>8</sup>	V <sub>DDEH</sub> powered I/O pads	-1.0 <sup>10</sup>	V <sub>DDEH</sub> + 0.3 V <sup>9</sup>	V
			V <sub>DDE</sub> powered I/O pads	-1.0 <sup>14</sup>	V <sub>DDE</sub> + 0.3 V <sup>10</sup>	
			V <sub>DDA</sub> powered I/O pads	-1.0	5.5	
V <sub>DDREG</sub>	SR	Voltage regulator supply voltage		-0.3	5.5	V
V <sub>RH</sub>	SR	Analog reference high voltage	Reference to VRL	-0.3	5.5	V
$V_{SS} - V_{SSA}$	SR	V <sub>SS</sub> differential voltage		-0.1	0.1	V
$V_{RH} - V_{RL}$	SR	V <sub>REF</sub> differential voltage		-0.3	5.5	V
$V_{RL} - V_{SSA}$	SR	V <sub>RL</sub> to V <sub>SSA</sub> differential voltage		-0.3	0.3	V
$V_{SSPLL} - V_{SS}$	SR	$V_{SSPLL}$ to $V_{SS}$ differential voltage		-0.1	0.1	V
I <sub>MAXD</sub>	SR	Maximum DC digital input current <sup>11</sup>	Per pin, applies to all digital pins	-3	3	mA
I <sub>MAXA</sub>	SR	Maximum DC analog input current <sup>12</sup>	Per pin, applies to all analog pins	—	5 <sup>13</sup>	mA
Τ <sub>J</sub>	SR	Maximum operating temperature range — die junction temperature		-40.0	150.0	°C
T <sub>STG</sub>	SR	Storage temperature range		-55	150	°C
T <sub>SDR</sub>	SR	Maximum solder temperature <sup>14</sup>		—	260	°C
MSL	SR	Moisture sensitivity level <sup>15</sup>		_	3	

<sup>1</sup> Functional operating conditions are given in the DC electrical specifications. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the listed maxima may affect device reliability or cause permanent damage to the device.

 $^2\,$  Allowed 2 V for 10 hours cumulative time, remaining time at 1.2 V + 10%  $\,$ 

<sup>3</sup> The V<sub>FLASH</sub> supply is connected to V<sub>RC33</sub> in the package substrate. This specification applies to calibration package devices only.

 $^4$  Allowed 5.3 V for 10 hours cumulative time, remaining time at 3.3 V + 10%

 $^5\,$  Allowed 5.9 V for 10 hours cumulative time, remaining time at 5 V + 10%  $\,$ 



- $^{6}\,$  All functional non-supply I/O pins are clamped to V\_{SS} and V\_{DDE}, or V\_{DDEH}.
- <sup>7</sup> Internal structures hold the voltage greater than -1.0 V if the injection current limit of 2 mA is met.
- <sup>8</sup> AC signal overshoot and undershoot of up to 2.0 V of the input voltages is permitted for an accumulative duration of 60 hours over the complete lifetime of the device (injection current not limited for this duration).
- <sup>9</sup> Internal structures hold the input voltage less than the maximum voltage on all pads powered by V<sub>DDEH</sub> supplies, if the maximum injection current specification is met (2 mA for all pins) and V<sub>DDEH</sub> is within the operating voltage specifications.
- <sup>10</sup> Internal structures hold the input voltage less than the maximum voltage on all pads powered by V<sub>DDE</sub> supplies, if the maximum injection current specification is met (2 mA for all pins) and V<sub>DDE</sub> is within the operating voltage specifications.
- <sup>11</sup> Total injection current for all pins (including both digital and analog) must not exceed 25 mA.
- <sup>12</sup> Total injection current for all analog input pins must not exceed 15 mA.
- <sup>13</sup> Lifetime operation at these specification limits is not guaranteed.
- <sup>14</sup> Solder profile per IPC/JEDEC J-STD-020D
- <sup>15</sup> Moisture sensitivity per JEDEC test method A112



# 3.3 Thermal characteristics

### Table 9. Thermal characteristics for 176-pin LQFP<sup>1</sup>

Symb	ol	С	Parameter	Conditions	Value	Unit
$R_{\theta JA}$	CC	D	Junction-to-ambient, natural convection <sup>2</sup>	Single-layer board – 1s	38	°C/W
$R_{\thetaJA}$	СС	D	Junction-to-ambient, natural convection <sup>2</sup>	Four-layer board – 2s2p	31	°C/W
$R_{\thetaJMA}$	СС	D	Junction-to-moving-air, ambient <sup>2</sup>	at 200 ft./min., single-layer board – 1s	30	°C/W
	СС	D		at 200 ft./min., four-layer board – 2s2p	25	°C/W
$R_{\theta JB}$	СС	D	Junction-to-board <sup>3</sup>		20	°C/W
$R_{\theta JCtop}$	СС	D	Junction-to-case <sup>4</sup>		5	°C/W
$\Psi_{JT}$	СС	D	Junction-to-package top, natural convection <sup>5</sup>		2	°C/W

<sup>1</sup> Thermal characteristics are targets based on simulation that are subject to change per device characterization.

<sup>2</sup> Junction-to-Ambient Thermal Resistance determined per JEDEC JESD51-3 and JESD51-6. Thermal test board meets JEDEC specification for this package.

<sup>3</sup> Junction-to-Board thermal resistance determined per JEDEC JESD51-8. Thermal test board meets JEDEC specification for the specified package.

<sup>4</sup> Junction-to-Case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer.

<sup>5</sup> Thermal characterization parameter indicating the temperature difference between the package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

Symb	ool	С	C Parameter Conditions		Value	Unit
$R_{\thetaJA}$	CC	D	Junction-to-ambient, natural convection <sup>2</sup>	Single layer board – 1s <sup>3</sup>	39	°C/W
	CC	D		Four layer board – 2s2p <sup>4</sup>	24	°C/W
$R_{\thetaJMA}$	СС	D	Junction-to-moving-air, ambient <sup>2</sup>	at 200 ft./min., single-layer board – 1s <sup>4</sup>	31	°C/W
	CC	D		at 200 ft./min., four-layer board – 2s2p	20	°C/W
$R_{\theta JB}$	СС	D	Junction-to-board <sup>5</sup>	Four-layer board – 2s2p	13	°C/W
$R_{\thetaJC}$	CC	D	Junction-to-case <sup>6</sup>		6	°C/W
$\Psi_{JT}$	СС	D	Junction-to-package top natural convection <sup>7</sup>		2	°C/W

### Table 10. Thermal characteristics for 208-pin MAPBGA<sup>1,</sup>

<sup>1</sup> Thermal characteristics are targets based on simulation that are subject to change per device characterization.

<sup>2</sup> Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

<sup>3</sup> Per SEMI G38-87 and JEDEC JESD51-2 with the single-layer board horizontal

<sup>4</sup> Per JEDEC JESD51-6 with the board horizontal

<sup>5</sup> Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

<sup>6</sup> Indicates the average thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1) with the cold plate temperature used for the case temperature.



<sup>7</sup> Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

Symb	Symbol C Parameter		Parameter	Conditions	Value	Unit
$R_{\thetaJA}$	CC	D	Junction-to-ambient, natural convection <sup>2</sup>	Single-layer board – 1s	29	°C/W
	СС	D		Four-layer board – 2s2p	19	°C/W
$R_{\theta JMA}$	СС	D	Junction-to-moving-air, ambient <sup>2</sup>	at 200 ft./min., single-layer board – 1s	23	°C/W
	СС	D		at 200 ft./min., four-layer board – 2s2p	16	°C/W
$R_{\theta JB}$	СС	D	Junction-to-board <sup>3</sup>		10	°C/W
$R_{\theta JCtop}$	CC	D	Junction-to-case <sup>4</sup>		7	°C/W
$\Psi_{JT}$	СС	D	Junction-to-package top, natural convection <sup>5</sup>		2	°C/W

Table 11. Thermal characteristics for 324-pin TEPBGA<sup>1</sup>

<sup>1</sup> Thermal characteristics are targets based on simulation that are subject to change per device characterization.

<sup>2</sup> Junction-to-Ambient Thermal Resistance determined per JEDEC JESD51-3 and JESD51-6. Thermal test board meets JEDEC specification for this package.

<sup>3</sup> Junction-to-Board thermal resistance determined per JEDEC JESD51-8. Thermal test board meets JEDEC specification for the specified package.

- <sup>4</sup> Junction-to-Case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer.
- <sup>5</sup> Thermal characterization parameter indicating the temperature difference between the package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

## 3.3.1 General notes for specifications at maximum junction temperature

An estimation of the chip junction temperature, T<sub>J</sub>, can be obtained from Equation 1:

$$T_{J} = T_{A} + (R_{\theta JA} * P_{D}) \qquad \qquad Eqn. 1$$

where:

 $T_A$  = ambient temperature for the package (°C)

- $R_{\theta JA}$  = junction-to-ambient thermal resistance (°C/W)
- $P_D$  = power dissipation in the package (W)

The thermal resistance values used are based on the JEDEC JESD51 series of standards to provide consistent values for estimations and comparisons. The difference between the values determined for the single-layer (1s) board compared to a four-layer board that has two signal layers, a power and a ground plane (2s2p), demonstrate that the effective thermal resistance is not a constant. The thermal resistance depends on the:

- Construction of the application board (number of planes)
- Effective size of the board which cools the component
- Quality of the thermal and electrical connections to the planes
- Power dissipated by adjacent components

Connect all the ground and power balls to the respective planes with one via per ball. Using fewer vias to connect the package to the planes reduces the thermal performance. Thinner planes also reduce the thermal performance. When the clearance between the vias leave the planes virtually disconnected, the thermal performance is also greatly reduced.

### MPC5642A Microcontroller Data Sheet, Rev. 3.1

Freescale Semiconductor

As a general rule, the value obtained on a single-layer board is within the normal range for the tightly packed printed circuit board. The value obtained on a board with the internal planes is usually within the normal range if the application board has:

- One oz. (35 micron nominal thickness) internal planes
- Components that are well separated
- Overall power dissipation on the board is less than  $0.02 \text{ W/cm}^2$

The thermal performance of any component depends on the power dissipation of the surrounding components. In addition, the ambient temperature varies widely within the application. For many natural convection and especially closed-box applications, the board temperature at the perimeter (edge) of the package is approximately the same as the local air temperature near the device. Specifying the local ambient conditions explicitly as the board temperature provides a more precise description of the local ambient conditions that determine the temperature of the device.

At a known board temperature, the junction temperature is estimated using Equation 2:

$$T_{J} = T_{B} + (R_{\theta JB} * P_{D}) \qquad \qquad Eqn. 2$$

where:

 $T_B$  = board temperature for the package perimeter (°C)

 $R_{\theta JB}$  = junction-to-board thermal resistance (°C/W) per JESD51-8S

 $P_D$  = power dissipation in the package (W)

When the heat loss from the package case to the air does not factor into the calculation, an acceptable value for the junction temperature is predictable. Ensure the application board is similar to the thermal test condition, with the component soldered to a board with internal planes.

The thermal resistance is expressed as the sum of a junction-to-case thermal resistance plus a case-to-ambient thermal resistance:

where:

 $R_{\theta JA}$  = junction-to-ambient thermal resistance (°C/W)

 $R_{\theta JC}$  = junction-to-case thermal resistance (°C/W)

 $R_{\theta CA}$  = case to ambient thermal resistance (°C/W)

 $R_{\theta JC}$  is device-related and is not affected by other factors. The thermal environment can be controlled to change the case-to-ambient thermal resistance,  $R_{\theta CA}$ . For example, change the air flow around the device, add a heat sink, change the mounting arrangement on the printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device. This description is most useful for packages with heat sinks where 90% of the heat flow is through the case to heat sink to ambient. For most packages, a better model is required.


A more accurate two-resistor thermal model can be constructed from the junction-to-board thermal resistance and the junction-to-case thermal resistance. The junction-to-case thermal resistance describes when using a heat sink or where a substantial amount of heat is dissipated from the top of the package. The junction-to-board thermal resistance describes the thermal performance when most of the heat is conducted to the printed circuit board. This model can be used to generate simple estimations and for computational fluid dynamics (CFD) thermal models.

To determine the junction temperature of the device in the application on a prototype board, use the thermal characterization parameter ( $\Psi_{JT}$ ) to determine the junction temperature by measuring the temperature at the top center of the package case using Equation 4:

 $T_{J} = T_{T} + (\Psi_{JT} \times P_{D}) \qquad \qquad Eqn. 4$ 

where:

 $T_T$  = thermocouple temperature on top of the package (°C)





- $\Psi_{\rm IT}$  = thermal characterization parameter (°C/W)
- $P_D$  = power dissipation in the package (W)

The thermal characterization parameter is measured in compliance with the JESD51-2 specification using a 40-gauge type T thermocouple epoxied to the top center of the package case. Position the thermocouple so that the thermocouple junction rests on the package. Place a small amount of epoxy on the thermocouple junction and approximately 1 mm of wire extending from the junction. Place the thermocouple wire flat against the package case to avoid measurement errors caused by the cooling effects of the thermocouple wire.

References:

- Semiconductor Equipment and Materials International 3081 Zanker Road San Jose, CA 95134 USA Phone (+1) 408-943-6900
- MIL-SPEC and EIA/JESD (JEDEC) specifications available from Global Engineering Documents (phone (+1) 800-854-7179 or (+1) 303-397-7956)
- JEDEC specifications available on the Web at http://www.jedec.org
- C.E. Triplett and B. Joiner, "An Experimental Characterization of a 272 PBGA Within an Automotive Engine Controller Module," Proceedings of SemiTherm, San Diego, 1998, pp. 47-54.
- G. Kromann, S. Shidore, and S. Addison, "*Thermal Modeling of a PBGA for Air-Cooled Applications*", Electronic Packaging and Production, pp. 53-58, March 1998.
- B. Joiner and V. Adams, "Measurement and Simulation of Junction to Board Thermal Resistance and Its Application in Thermal Modeling," Proceedings of SemiTherm, San Diego, 1999, pp. 212-220.

# 3.4 EMI (electromagnetic interference) characteristics

Symbol	Parameter	Conditions	f <sub>OSC</sub> /f <sub>BUS</sub>	Frequency	Level (max)	Unit				
$V_{RE\_TEM}$	Radiated emissions,	$V_{DD} = 5.25 V;$	16 MHz crystal	150 kHz–50 MHz	20	dBµV				
	electric field	T <sub>A</sub> = +25 °C 150 kHz–30 MHz —	40 MHz bus No PLL frequency	50–150 MHz	20					
		RBW 9 kHz, step size	modulation	150–500 MHz	26					
		5 kHz 30 MHz–1 GHz — RBW 120 kHz, step size 80 kHz		500–1000 MHz	26					
				IEC Level	К	_				
			size 80 kHz 16 MHz crystal	· ·	, ,			SAE Level	3	_
				150 kHz–50 MHz	13	dBµV				
			40 MHz bus ±2% PLL frequency	50–150 MHz	13					
		modulation	150–500 MHz	11						
			500–1000 MHz	13						
			IEC Level	L	—					
				SAE Level	2	—				

### Table 12. EMI testing specifications<sup>1</sup>

<sup>1</sup> EMI testing and I/O port waveforms per standard IEC 61967-2.

MPC5642A Microcontroller Data Sheet, Rev. 3.1

Freescale Semiconductor



# 3.5 Electrostatic discharge (ESD) characteristics

Table 13. ESD ratings<sup>1,2</sup>

Syn	nbol	Parameter	Conditions	Value	Unit
—	SR	ESD for Human Body Model (HBM)	_	2000	V
R1	SR	HBM circuit description	-	1500	Ω
С	SR		-	100	pF
	SR	ESD for Field Induced Charge Model (FDCM)	All pins	500	V
			Corner pins	750	
	SR	Number of pulses per pin	Positive pulses (HBM)	1	_
			Negative pulses (HBM)	1	—
	SR	Number of pulses	-	1	—

<sup>1</sup> All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.

<sup>2</sup> Device failure is defined as: "If after exposure to ESD pulses, the device does not meet the device specification requirements, which includes the complete DC parametric and functional testing at room temperature and hot temperature."

# 3.6 Power management control (PMC) and power on reset (POR) electrical specifications

### Table 14. PMC operating conditions and external regulators supply voltage

п	ID Name	С	Parameter		Value		Unit	
	Name		•		Min	Тур	Max	onic
1	Τ <sub>J</sub>	SR		Junction temperature	-40	27	150	°C
2	V <sub>DDREG</sub>	SR		PMC 5 V supply voltage VDDREG 4		5	5.25	V
3	V <sub>DD</sub>	CC	С	Core supply voltage 1.2 V VDD when external regulator is used without disabling the internal regulator (PMC unit turned on, LVI monitor active) <sup>1</sup>	1.26 <sup>2</sup>	1.3	1.32	V
3a	-	СС	С	Core supply voltage 1.2 V VDD when external regulator is used with a disabled internal regulator (PMC unit turned-off, LVI monitor disabled)	1.14	1.2	1.32	V
4	I <sub>VDD</sub>	СС	С	Voltage regulator core supply maximum required DC output current	400	_	_	mA
5	V <sub>DD33</sub>	CC	С	Regulated 3.3 V supply voltage when external regulator is used without disabling the internal regulator (PMC unit turned-on, internal 3.3V regulator enabled, LVI monitor active) <sup>3</sup>	3.3	3.45	3.6	V
5a	—	СС	С	Regulated 3.3 V supply voltage when external regulator is used with a disabled internal regulator (PMC unit turned-off, LVI monitor disabled)	3	3.3	3.6	V
6	—	СС	С	Voltage regulator 3.3 V supply maximum required DC output current	80	_	_	mA

<sup>1</sup> An internal regulator controller can be used to regulate the core supply.

 $^2$  The minimum supply required for the part to exit reset and enter in normal run mode is 1.28 V.

<sup>3</sup> An internal regulator can be used to regulate the 3.3 V supply.



ID N	Name		с	Parameter		Value		Unit
					Min	Тур	Мах	Onit
1	V <sub>BG</sub>	СС	С	Nominal bandgap voltage reference	—	1.219	—	V
1a		СС	С	Untrimmed bandgap reference voltage	V <sub>BG</sub> - 7%	V <sub>BG</sub>	V <sub>BG</sub> + 6%	V
1b	_	СС	С	Trimmed bandgap reference voltage (5 V, 27 °C)	V <sub>BG</sub> – 10mV	V <sub>BG</sub>	V <sub>BG</sub> + 10mV	V
1c	—	СС	С	Bandgap reference temperature variation	—	100	—	ppm/°C
1d	—	СС	С	Bandgap reference supply voltage variation	—	3000	—	ppm/V
2	V <sub>DD</sub>	СС	С	Nominal V <sub>DD</sub> core supply internal regulator target DC output voltage <sup>1</sup>	—	1.28	—	V
2a	—	СС	С	Nominal $V_{DD}$ core supply internal regulator target DC output voltage variation at power-on reset	V <sub>DD</sub> - 6%	V <sub>DD</sub>	V <sub>DD</sub> + 10%	V
2b	_	СС	С	Nominal $V_{DD}$ core supply internal regulator target DC output voltage variation after power-on reset	V <sub>DD</sub> - 10% <sup>2</sup>	V <sub>DD</sub>	V <sub>DD</sub> + 3%	V
2c		сс	С	Trimming step V <sub>DD</sub>	—	20	—	mV
2d	IVRCCTL	СС	С	Voltage regulator controller for core supply maximum DC output current	20	_	—	mA
3	Lvi1p2	сс	С	Nominal LVI for rising core supply <sup>3</sup>	—	1.160	—	V
За	_	СС	С	Variation of LVI for rising core supply at power-on reset <sup>4</sup>	1.120	1.200	1.280	V
Зb	_	СС	С	Variation of LVI for rising core supply after power-on reset <sup>4</sup>	Lvi1p2 - 3%	Lvi1p2	Lvi1p2 + 3%	V
3c	_	СС	С	Trimming step LVI core supply	_	20	—	mV
3d	Lvi1p2_h	сс	С	LVI core supply hysteresis	—	40	—	mV
4	Por1.2V_r	СС	С	POR 1.2 V rising	—	0.709	—	V
4a	—	СС	С	POR 1.2 V rising variation	Por1.2V_r - 35%	Por1.2V_r	Por1.2V_r + 35%	V
4b	Por1.2V_f	СС	С	POR 1.2 V falling	—	0.638	—	V
4c	_	СС	С	POR 1.2 V falling variation	Por1.2V_f - 35%	Por1.2V_f	Por1.2V_f + 35%	V
5	V <sub>DD33</sub>	СС	С	Nominal 3.3 V supply internal regulator DC output voltage	—	3.39	_	V
5a	_	СС	С	Nominal 3.3 V supply internal regulator DC output voltage variation at power-on reset	V <sub>DD33</sub> - 8.5%	V <sub>DD33</sub>	V <sub>DD33</sub> + 7%	V
5b	_	CC	С	Nominal 3.3 V supply internal regulator DC output voltage variation after power-on reset <sup>5</sup>	V <sub>DD33</sub> - 7.5%	V <sub>DD33</sub>	V <sub>DD33</sub> + 7%	V
5c	_	СС	С	Voltage regulator 3.3 V output impedance at maximum DC load	_	_	2	Ω



ID	Name		с	Parameter		Value		Unit
U	Name				Min	Тур	Max	Unit
5d	ldd3p3	СС	С	Voltage regulator 3.3 V maximum DC output current	80	_	_	mA
5e	Vdd33 ILim	СС	С	Voltage regulator 3.3 V DC current limit	—	130	_	mA
6	Lvi3p3	СС	С	Nominal LVI for rising 3.3 V supply <sup>6</sup>	—	3.090		V
6a	_	сс	С	Variation of LVI for rising 3.3 V supply at power-on reset <sup>7</sup>	Lvi3p3 - 6%	Lvi3p3	Lvi3p3 + 6%	V
6b	_	СС	С	Variation of LVI for rising 3.3 V supply after power-on reset <sup>7</sup>	Lvi3p3 – 3%	Lvi3p3	Lvi3p3 + 3%	V
6c	_	СС	С	Trimming step LVI 3.3 V	—	20	_	mV
6d	Lvi3p3_h	СС	С	LVI 3.3 V hysteresis	—	60	_	mV
7	Por3.3V_r	СС	С	Nominal POR for rising 3.3 V supply <sup>8</sup>		2.07	_	V
7a	_	сс	С	Variation of POR for rising 3.3 V supply	Por3.3V_r – 35%	Por3.3V_r	Por3.3V_r + 35%	V
7b	Por3.3V_f	СС	С	Nominal POR for falling 3.3 V supply		1.95	_	V
7c	_	сс	С	Variation of POR for falling 3.3 V supply	Por3.3V_f - 35%	Por3.3V_f	Por3.3V_f + 35%	V
8	Lvi5p0	СС	С	Nominal LVI for rising 5 V VDDREG supply		4.290	_	V
8a	_	сс	С	Variation of LVI for rising 5 V VDDREG supply at power-on reset	Lvi5p0 - 6%	Lvi5p0	Lvi5p0 + 6%	V
8b	_	СС	С	Variation of LVI for rising 5 V VDDREG supply power-on reset	Lvi5p0 - 3%	Lvi5p0	Lvi5p0 + 3%	V
8c	_	СС	С	Trimming step LVI 5 V	—	20	_	mV
8d	Lvi5p0_h	СС	С	LVI 5 V hysteresis	—	60	—	mV
9	Por5V_r	СС	С	Nominal POR for rising 5 V VDDREG supply	—	2.67	—	V
9a	_	сс	С	Variation of POR for rising 5 V VDDREG supply	Por5V_r - 35%	Por5V_r	Por5V_r + 35%	V
9b	Por5V_f	сс	С	Nominal POR for falling 5 V VDDREG supply	—	2.47	—	V
9c	_	СС	С	Variation of POR for falling 5 V VDDREG supply	Por5V_f - 35%	Por5V_f	Por5V_f + 35%	V

<sup>1</sup> Using external ballast transistor.

<sup>2</sup> Min range is extended to 10% since Lvi1p2 is reprogrammed from 1.2 V to 1.16 V after power-on reset.

<sup>3</sup> LVI for falling supply is calculated as LVI rising – LVI hysteresis.

<sup>4</sup> Lvi1p2 tracks DC target variation of internal V<sub>DD</sub> regulator. Minimum and maximum Lvi1p2 correspond to minimum and maximum V<sub>DD</sub> DC target respectively.

<sup>5</sup> With internal load up to Idd3p3

 $^{6}\,$  The Lvi3p3 specs are also valid for the V\_{\rm DDEH}\,\rm LVI


<sup>7</sup> Lvi3p3 tracks DC target variation of internal V<sub>DD33</sub> regulator. Minimum and maximum Lvi3p3 correspond to minimum and maximum V<sub>DD33</sub> DC target respectively.



 $^{8}\,$  The 3.3V POR specs are also valid for the  $V_{\text{DDEH}}\,\text{POR}$ 

## 3.6.1 Regulator example

In designs where the MPC5642A microcontroller's internal regulators are used, a ballast is required for generation of the 1.2 V internal supply. No ballast is required when an external 1.2 V supply is used.



VRCCTL capacitor and resistor is required

Figure 8. Core voltage regulator controller external components preferred configuration

 Table 16. MPC5642A External network specification

External Network Parameter	Min	Тур	Мах	Comment
T1	_			NJD2873 or BCP68 only
Cb	1.1 μF	2.2μF	2.97μF	X7R,-50%/+35%
Се	3*2.35μF+5μF	3*4.7μF+10μF	3*6.35μF+13.5μF	X7R, -50%/+35%
Equivalent ESR of Ce capacitors	5mΩ		50mΩ	—
Cd	4*50nF	4*100nF	4*135nF	X7R, -50%/+35%
Rb	9Ω	10Ω	11Ω	+/-10%



External Network Parameter	Min	Тур	Max	Comment
Re	0.252Ω	0.280Ω	0.308Ω	+/-10%
Creg	_	10µF	_	It depends on external Vreg.
Сс	5μF	10µF	13.5µF	X7R, -50%/+35%
Rc	1.1Ω	_	5.6Ω	May or may not be required. It depends on the allowable power dissipation of T1.

Table 16. MPC5642A External network specification (continued)

# 3.6.2 Recommended power transistors

The following NPN transistors are recommended for use with the on-chip voltage regulator controller: ON Semiconductor<sup>™</sup> BCP68T1 or NJD2873 as well as Philips Semiconductor<sup>™</sup> BCP68. The collector of the external transistor is preferably connected to the same voltage supply source as the output stage of the regulator.

Symbol	Parameter	Value	Unit
h <sub>FE</sub> (β)	DC current gain (Beta)	60–550	—
P <sub>D</sub>	Absolute minimum power dissipation	>1.0 (1.5 preferred)	W
I <sub>CMaxDC</sub>	Minimum peak collector current	1.0	Α
VCE <sub>SAT</sub>	Collector-to-emitter saturation voltage	200–600 <sup>1</sup>	mV
V <sub>BE</sub>	Base-to-emitter voltage	0.4–1.0	V

 Table 17. Transistor recommended operating characteristics

<sup>1</sup> Adjust resistor at bipolar transistor collector for 3.3 V/5.0 V to avoid VCE < VCE<sub>SAT</sub>

# 3.7 Power up/down sequencing

There is no power sequencing required among power sources during power up and power down, in order to operate within specification.

Although there are no power up/down sequencing requirements to prevent issues such as latch-up or excessive current spikes, the state of the I/O pins during power up/down varies according to Table 18 for all pins with pad type fast, and Table 19 for all pins with pad type medium, slow, and multi-voltage.

 Table 18. Power sequence pin states—Fast type pads

V <sub>DDE</sub>	V <sub>RC33</sub>	V <sub>DD</sub>	Pin state
Low	х	х	Low
V <sub>DDE</sub>	Low	Х	High
V <sub>DDE</sub>	V <sub>RC33</sub>	Low	High impedance
V <sub>DDE</sub>	V <sub>RC33</sub>	V <sub>DD</sub>	Functional



Table 19. Power sequence pin states—Medium, slow and multi-voltage type pads

V <sub>DDEH</sub>	V <sub>DD</sub>	Pin state
Low	Х	Low
V <sub>DDEH</sub>	Low	High impedance
V <sub>DDEH</sub>	V <sub>DD</sub>	Functional

# 3.8 DC electrical specifications

NP

Table 20. DC electrical specifications<sup>1</sup>

Symbol			Dementer	O an diti ana		Value		11
		С	Parameter	Parameter Conditions		Тур	Max	Unit
V <sub>DD</sub>	SR	Ρ	Core supply voltage	—	1.14	_	1.32	V
V <sub>DDE</sub>	SR	Ρ	I/O supply voltage	—	3.0		3.6	V
V <sub>DDEH</sub>	SR	Ρ	I/O supply voltage	—	3.0		5.25	V
V <sub>DDE-EH</sub>	SR	Р	I/O supply voltage	—	3.0	—	5.25	V
V <sub>RC33</sub>	SR	Ρ	3.3 V regulated voltage <sup>2</sup>	—	3.0	—	3.6	V
V <sub>DDA</sub>	SR	Ρ	Analog supply voltage	—	4.75 <sup>3</sup>	—	5.25	V
VINDC	SR	С	Analog input voltage	—	V <sub>SSA</sub> – 0.3	—	V <sub>DDA</sub> + 0.3	V
V <sub>SS</sub> – V <sub>SSA</sub>	SR	D	V <sub>SS</sub> differential voltage	—	-100	_	100	mV
V <sub>RL</sub>	SR	D	Analog reference low voltage	_	V <sub>SSA</sub>	—	V <sub>SSA</sub> + 0.1	V
V <sub>RL</sub> – V <sub>SSA</sub>	SR	D	V <sub>RL</sub> differential voltage	—	-100	—	100	mV
V <sub>RH</sub>	SR	D	Analog reference high voltage	_	V <sub>DDA</sub> - 0.1	—	V <sub>DDA</sub>	V
V <sub>RH</sub> – V <sub>RL</sub>	SR	Ρ	V <sub>REF</sub> differential voltage	—	4.75	—	5.25	V
V <sub>DDF</sub>	SR	Ρ	Flash operating voltage <sup>4</sup>	—	1.14	_	1.32	V
V <sub>FLASH</sub> <sup>5</sup>	SR	Р	Flash read voltage	—	3.0	—	3.6	V
V <sub>STBY</sub>	SR	С	SRAM standby voltage	Unregulated mode	0.95		1.2	V
				Regulated mode	2.0	_	5.5	
V <sub>DDREG</sub>	SR	Ρ	Voltage regulator supply voltage <sup>6</sup>	_	4.75	_	5.25	V
V <sub>DDPLL</sub>	SR	Р	Clock synthesizer operating voltage	—	1.14	—	1.32	V
$V_{SSPLL} - V_{SS}$	SR	D	V <sub>SSPLL</sub> to V <sub>SS</sub> differential voltage	_	-100	—	100	mV
V <sub>IL_S</sub>	SR	Р	Slow/medium I/O input low	Hysteresis enabled	V <sub>SS</sub> – 0.3	—	0.35 * V <sub>DDEH</sub>	V
		Ρ	voltage	Hysteresis disabled	V <sub>SS</sub> – 0.3	—	0.40 * V <sub>DDEH</sub>	
V <sub>IL_F</sub>	SR	Ρ	Fast I/O input low voltage	Hysteresis enabled	V <sub>SS</sub> – 0.3	—	0.35 * V <sub>DDE</sub>	V
		Ρ		Hysteresis disabled	V <sub>SS</sub> – 0.3	_	0.40 * V <sub>DDE</sub>	

MPC5642A Microcontroller Data Sheet, Rev. 3.1

Freescale Semiconductor



Symbol		с	Parameter	Conditions		Value		Unit
		C	Parameter	Conditions	Min	Тур Мах		Unit
V <sub>IL_LS</sub>	SR	Ρ	Multi-voltage I/O pad input	Hysteresis enabled	V <sub>SS</sub> - 0.3	_	0.8	V
		Ρ	low voltage in Low-swing-mode <sup>7,8,9,10</sup>	Hysteresis disabled	V <sub>SS</sub> - 0.3	—	0.9	
V <sub>IL_HS</sub>	SR	Ρ	Multi-voltage pad I/O input	Hysteresis enabled	V <sub>SS</sub> - 0.3	_	0.35 V <sub>DDEH</sub>	۷
		Ρ	low voltage in high-swing-mode	Hysteresis disabled	V <sub>SS</sub> - 0.3	—	0.4 V <sub>DDEH</sub>	
V <sub>IH_S</sub>	SR	Ρ	Slow/medium pad I/O input	Hysteresis enabled	0.65 V <sub>DDEH</sub>	_	V <sub>DDEH</sub> + 0.3	۷
		Ρ	high voltage	Hysteresis disabled	0.55 V <sub>DDEH</sub>	_	V <sub>DDEH</sub> + 0.3	
$V_{\text{IH}_{\text{F}}}$	SR	Ρ	Fast I/O input high voltage	Hysteresis enabled	0.65 V <sub>DDE</sub>	_	V <sub>DDE</sub> + 0.3	V
		Ρ		Hysteresis disabled	0.58 V <sub>DDE</sub>	—	V <sub>DDE</sub> + 0.3	
V <sub>IH_LS</sub>	SR	Ρ	Multi-voltage pad I/O input	Hysteresis enabled	2.5	—	V <sub>DDE</sub> + 0.3	V
		Ρ	high voltage in low-swing-mode <sup>7,8,9,10</sup>	Hysteresis disabled	2.2		V <sub>DDE</sub> + 0.3	
V <sub>IH_HS</sub>	SR	Ρ	Multi-voltage I/O input high	Hysteresis enabled	0.65 V <sub>DDEH</sub>		V <sub>DDEH</sub> + 0.3	۷
		Ρ	voltage in high-swing-mode	Hysteresis disabled	0.55 V <sub>DDEH</sub>	_	V <sub>DDEH</sub> + 0.3	
$V_{OL_S}$	CC	Ρ	Slow/medium pad I/O output low voltage <sup>11</sup>	—	—	—	0.2 * V <sub>DDEH</sub>	V
V <sub>OL_F</sub>	CC	Ρ	Fast I/O output low voltage <sup>11</sup>	_	—	_	0.2 * V <sub>DDE</sub>	V
V <sub>OL_LS</sub>	CC	Ρ	Multi-voltage pad I/O output low voltage in low-swing mode <sup>7,8,9,10,11</sup>	_	_	_	0.6	V
V <sub>OL_HS</sub>	CC	Ρ	Multi-voltage pad I/O output low voltage in high-swing mode <sup>11</sup>	_	_	_	0.2 V <sub>DDEH</sub>	V
$V_{OH_S}$	CC	Ρ	Slow/medium I/O output high voltage <sup>11</sup>	_	0.8 V <sub>DDEH</sub>	_	-	V
$V_{OH_F}$	CC	Ρ	Fast pad I/O output high voltage <sup>11</sup>	_	0.8 V <sub>DDE</sub>	_	-	V
V <sub>OH_LS</sub>	СС	Ρ	Multi-voltage pad I/O output high voltage in low-swing mode <sup>7,8,9,10,11</sup>	_	2.3	3.1	3.7	V
V <sub>OH_HS</sub>	CC	Ρ	Multi-voltage pad I/O output high voltage in high-swing mode <sup>11</sup>	_	0.8 V <sub>DDEH</sub>	_	_	V
$V_{HYS_S}$	CC	Ρ	Slow/medium/multi-voltage I/O input hysteresis	_	0.1 * V <sub>DDEH</sub>	—	-	V
V <sub>HYS_F</sub>	CC	Ρ	Fast I/O input hysteresis	—	0.1 * V <sub>DDE</sub>	_	-	V
V <sub>HYS_LS</sub>	CC	С	Low-swing-mode multi-voltage I/O input hysteresis	Hysteresis enabled	0.25	_	_	v

Table 20. DC electrical specifications <sup>1</sup> (continu	(bəu
--	------



0	_	Parameter	Conditions -	Value				
Symbol				С	Min	Тур	Max	Unit
I <sub>DD</sub> +I <sub>DDPLL</sub>	CC	Ρ	Operating current 1.2 V supplies	V <sub>DD</sub> @1.32 V @ 80 MHz	—	-	300	mA
		Ρ		V <sub>DD</sub> @ 1.32 V @ 120 MHz	_	-	360	mA
		Ρ		V <sub>DD</sub> @ 1.32 V @ 150 MHz	—	-	400	mA
I <sub>DDSTBY</sub> (	СС	Т	Operating current 0.95-1.2 V	V <sub>STBY</sub> at 55 °C	_	35	100	μA
		Т	Operating current 2–5.5 V	V <sub>STBY</sub> at 55 °C	—	45	110	μA
I <sub>DDSTBY27</sub>	CC	Ρ	Operating current 0.95-1.2 V	V <sub>STBY</sub> 27 °C	_	25	90	μA
		Ρ	Operating current 2-5.5 V	V <sub>STBY</sub> 27 °C	_	35	100	μA
I <sub>DDSTBY150</sub>	СС	Ρ	Operating current 0.95-1.2 V	V <sub>STBY</sub> 150 °C	_	790	2000	μA
		Ρ	Operating current 2–5.5 V	V <sub>STBY</sub> at 150 <sup>o</sup> C	—	760	2000	μA
I <sub>DDPLL</sub>	СС	Ρ	Operating current 1.2 V supplies	V <sub>DDPLL</sub> , 80 MHz, V <sub>DD</sub> =1.2 V	—	-	15	mA
I <sub>DDSLOW</sub> I <sub>DDSTOP</sub>	CC	С	V <sub>DD</sub> low-power mode	Slow mode <sup>12</sup>	_	_	191	mA
		С	operating current @ 1.32 V	Stop mode <sup>13</sup>	_	—	190	
I <sub>DD33</sub>	CC	Ρ	Operating current 3.3 V supplies	V <sub>RC33</sub> <sup>2</sup>	—	-	60	mA
I <sub>DDA</sub> Iref Iddreg	CC	Р	Operating current 5.0 V	V <sub>DDA</sub>	_	—	30.0	mA
		Р	supplies	Analog reference supply current (transient)	_	-	1.0	
		Р	-	V <sub>DDREG</sub>	_	_	70 <sup>14</sup>	-
I <sub>DDH1</sub> I <sub>DDH4</sub>	CC	Р	Operating current V <sub>DDE</sub> <sup>15</sup> supplies	V <sub>DDEH1</sub>	_	_	See note <sup>15</sup>	mA
		Р		V <sub>DDEH4</sub>	_	<u> </u>	1	
I <sub>DDH6</sub> I <sub>DDH7</sub>		Р		V <sub>DDEH6</sub>		-	-	
I <sub>DD7</sub> I <sub>DDH9</sub> I <sub>DD12</sub>		Р		V <sub>DDEH7</sub>	_	1 –	1	
		Ρ		V <sub>DDE7</sub>	_	-	1	
		Ρ		V <sub>DDEH9</sub>	_	<u> </u>	1	
		Р		V <sub>DDE12</sub>	_	_	1	

Table 20. DC electrical specifications <sup>1</sup>	(continued)
---	-------------

MPC5642A Microcontroller Data Sheet, Rev. 3.1

Freescale Semiconductor



Symbol		с	Parameter	Conditions		Value		Unit
Symbol		C	Falameter	Conditions	Min	Тур	Max	
I <sub>ACT_S</sub>	CC	Ρ	Slow/medium I/O weak	3.0 V–3.6 V	15	—	95	μA
		Ρ	pull-up/down current <sup>16</sup>	4.75 V–5.25 V	35	—	200	
I <sub>ACT_F</sub>	CC	Ρ	Fast I/O weak pull-up/down	1.62 V–1.98 V	36	—	120	μA
		Ρ	current <sup>16</sup>	2.25 V–2.75 V	34	—	139	
		Ρ		3.0 V–3.6 V	42	—	158	
		С	Multi-voltage pad weak pull-up current	V <sub>DDE</sub> = 3.0 – 3.6 V <sup>7</sup> , multi-voltage, high swing mode only	10	_	75	μA
		С		4.75 V–5.25 V	25	—	175	
I <sub>ACT_MV_PD</sub>	CC	C Multi-voltage pad weak pull-down current		V <sub>DDE</sub> = 3.0 – 3.6 V <sup>7</sup> , multi-voltage, all process corners, high swing mode only	10	_	60	μΑ
		С		4.75 V–5.25 V	25	—	200	
I <sub>INACT_D</sub>	CC	Ρ	I/O input leakage current <sup>17</sup>	—	-2.5	—	2.5	μA
Ι <sub>IC</sub>	SR	Т	DC injection current (per pin)	—	-1.0	-	1.0	mA
I <sub>INACT_A</sub>	SR	Ρ	Analog input current, channel off, AN[0:7] <sup>18</sup>		-250	—	250	nA
		Ρ	Analog input current, channel off, all other analog pins <sup>18</sup>	—	-150	-	150	
CL	CC	D	Load capacitance (fast I/O) <sup>19</sup>	DSC(PCR[8:9]) = 0b00	_	—	10	pF
		D		DSC(PCR[8:9]) = 0b01	—	—	20	
		D		DSC(PCR[8:9]) = 0b10	—	-	30	
		D		DSC(PCR[8:9]) = 0b11	_	-	50	
C <sub>IN</sub>	CC	D	Input capacitance (digital pins)	_	_	—	7	pF
C <sub>IN_A</sub>	CC	D	Input capacitance (analog pins)	—	_	-	10	pF
C <sub>IN_M</sub>	CC	D	Input capacitance (digital and analog pins <sup>20</sup> )	—	—	-	12	pF
R <sub>PUPD200K</sub>	SR	С	Weak pull-up/down resistance <sup>21</sup> , 200 k $\Omega$ option	-	130	-	280	kΩ

Table 20. DC electrical specification	is <sup>1</sup> (continued)
---------------------------------------	-----------------------------



Symbol		с	Parameter	Conditions		Value		Unit
Symbol			Falameter	Conditions	Min	Тур	Max	
R <sub>PUPD100K</sub>	SR	С	Weak pull-up/down resistance <sup>21</sup> , 100 k $\Omega$ option	—	65	_	140	kΩ
R <sub>PUPD5K</sub> SR		С	Weak pull-up/down	5 V ± 10% supply	1.4	_	5.2	kΩ
		С	resistance <sup>21</sup> , 5 k $\Omega$ option	3.3 V ± 10% supply	1.7	_	7.7	
R <sub>PUPD5K</sub>	SR	С	Weak Pull-Up/Down Resistance <sup>21</sup> , 5 kΩ Option	5 V $\pm$ 5% supply	1.4	_	7.5	kΩ
R <sub>PUPDMTCH</sub>	CC	С	Pull-up/Down Resistance matching ratios (100K/200K)	Pull-up and pull-down resistances both enabled and settings are equal.	-2.5	_	2.5	%
T <sub>A</sub> (T <sub>L</sub> to T <sub>H</sub> )	SR	Ρ	Operating temperature range - ambient (packaged)	_	-40.0		125.0	°C
_	SR	D	Slew rate on power supply pins	—	_	_	25	V/ms

Table 20. DC electrica	I specifications <sup>1</sup>	(continued)
------------------------	-------------------------------	-------------

<sup>1</sup> These specifications are design targets and subject to change per device characterization.

<sup>2</sup> These specifications apply when  $V_{RC33}$  is supplied externally, after disabling the internal regulator ( $V_{DDREG} = 0$ ).

<sup>3</sup> ADC is functional with 4 V  $\leq$  V<sub>DDA</sub>  $\leq$  4.75 V but with derated accuracy. This means the ADC will continue to function at full speed with no undesirable behavior, but the accuracy will be degraded.

- <sup>4</sup> The V<sub>DDF</sub> supply is connected to V<sub>DD</sub> in the package substrate. This specification applies to calibration package devices only.
- <sup>5</sup> V<sub>FLASH</sub> is available in the calibration package only.
- <sup>6</sup> Regulator is functional, with derated performance, with supply voltage down to 4.0 V
- <sup>7</sup> Multi-voltage power supply cannot be below 4.5 V when in low-swing mode
- <sup>8</sup> The slew rate (SRC) setting must be 0b11 when in low-swing mode.
- <sup>9</sup> While in low-swing mode there are no restrictions in transitioning to high-swing mode.
- <sup>10</sup> Pin in low-swing mode can accept a 5 V input
- $^{11}$  All V<sub>OI</sub> /V<sub>OH</sub> values 100% tested with  $\pm$  2 mA load except where otherwise noted
- <sup>12</sup> Bypass mode, system clock @ 1 MHz (using system clock divider), PLL shut down, CPU running simple executive code, 4 x ADC conversion every 10 ms, 2 x PWM channels @ 1 kHz, all other modules stopped.
- <sup>13</sup> Bypass mode, system clock @ 1 MHz (using system clock divider), CPU stopped, PIT running, all other modules stopped
- <sup>14</sup> If 1.2V and 3.3V internal regulators are on,then iddreg=70mA

If supply is external that is 3.3V internal regulator is off, then iddreg=15mA

- <sup>15</sup> Power requirements for each I/O segment are dependent on the frequency of operation and load of the I/O pins on a particular I/O segment, and the voltage of the I/O segment. See Table 21 for values to calculate power dissipation for specific operation. The total power consumption of an I/O segment is the sum of the individual power consumptions for each pin on the segment.
- $^{16}$  Absolute value of current, measured at  $V_{IL}$  and  $V_{IH}$
- <sup>17</sup> Weak pull-up/down inactive. Measured at  $V_{DDE} = 3.6$  V and  $V_{DDEH} = 5.25$  V. Applies to all digital pad types.

- <sup>18</sup> Maximum leakage occurs at maximum operating temperature. Leakage current decreases by approximately one-half for each 8 to 12 °C, in the ambient temperature range of 50 to 125 °C. Applies to analog pads.
- <sup>19</sup> Applies to CLKOUT, external bus pins, and Nexus pins
- <sup>20</sup> Applies to the FCK, SDI, SDO, and SDS pins
- <sup>21</sup> This programmable option applies only to eQADC differential input channels and is used for biasing and sensor diagnostics.

# 3.9 I/O pad current specifications

The power consumption of an I/O segment depends on the usage of the pins on a particular segment. The power consumption is the sum of all output pin currents for a particular segment. The output pin current can be calculated from Table 21 based on the voltage, frequency, and load on the pin. Use linear scaling to calculate pin currents for voltage, frequency, and load parameters that fall outside the values given in Table 21.

Pad type	Symbol		С	Period (ns)	Load <sup>2</sup> (pF)	V <sub>DDE</sub> (V)	Drive/Slew rate select	I <sub>DDE</sub> Avg (mA) <sup>3</sup>	I <sub>DDE</sub> RMS (mA)
Slow	I <sub>DRV_SSR_HV</sub>	CC	D	37	50	5.25	11	9	—
		СС	D	130	50	5.25	01	2.5	—
		СС	D	650	50	5.25	00	0.5	—
		СС	D	840	200	5.25	00	1.5	—
Medium	I <sub>DRV_MSR_HV</sub>	СС	D	24	50	5.25	11	14	—
		СС	D	62	50	5.25	01	5.3	—
		СС	D	317	50	5.25	00	1.1	—
		СС	D	425	200	5.25	00	3	—
Fast	I <sub>DRV_FC</sub>	СС	D	10	50	3.6	11	22.7	68.3
		СС	D	10	30	3.6	10	12.1	41.1
		СС	D	10	20	3.6	01	8.3	27.7
		СС	D	10	10	3.6	00	4.44	14.3
		СС	D	10	50	1.98	11	12.5	31
		СС	D	10	30	1.98	10	7.3	18.6
		СС	D	10	20	1.98	01	5.42	12.6
		СС	D	10	10	1.98	00	2.84	6.4
MultiV	I <sub>DRV_MULTV_HV</sub>	СС	D	20	50	5.25	11	9	—
(High swing mode)		СС	D	30	50	5.25	01	6.1	—
		СС	D	117	50	5.25	00	2.3	—
		СС	D	212	200	5.25	00	5.8	—
MultiV (Low swing mode)	IDRV_MULTV_HV	СС	D	30	30	5.25	11	3.4	—

Table 21. I/O pad average I<sub>DDE</sub> specifications<sup>1</sup>

<sup>1</sup> Numbers from simulations at best case process, 150 °C

<sup>2</sup> All loads are lumped.

<sup>3</sup> Average current is for pad configured as output only



# 3.9.1 I/O pad V<sub>RC33</sub> current specifications

The power consumption of the  $V_{RC33}$  supply is dependent on the usage of the pins on all I/O segments. The power consumption is the sum of all input and output pin  $V_{RC33}$  currents for all I/O segments. The output pin  $V_{RC33}$  current can be calculated from Table 22 based on the voltage, frequency, and load on all fast pins. The input pin  $V_{RC33}$  current can be calculated from Table 22 based on the voltage, frequency, and load on all medium pins. Use linear scaling to calculate pin currents for voltage, frequency, and load on all medium pins. Use linear scaling to calculate pin currents for voltage, frequency, and load on all medium pins.

Pad type	Symbol		с	Period (ns)	Load <sup>2</sup> (pF)	Drive select	I <sub>DD33</sub> Avg (μA)	I <sub>DD33</sub> RMS (μΑ)
		CC	D	100	50	11	0.8	235.7
Slow	1	СС	D	200	50	01	0.04	87.4
SIOW	<sup>I</sup> DRV_SSR_HV	CC	D	800	50	00	0.06	47.4
		СС	D	800	200	00	0.009	47
		СС	D	40	50	11	2.75	258
Medium	I <sub>DRV_MSR_HV</sub>	СС	D	100	50	01	0.11	76.5
Medidin		CC	D	500	50	00	0.02	56.2
		CC	D	500	200	00	0.01	56.2
		СС	D	20	50	11	33.4	35.4
MultiV <sup>3</sup>		СС	D	30	50	01	33.4	34.8
(High swing mode)	<sup>I</sup> DRV_MULTV_HV	CC	D	117	50	00	33.4	33.8
		СС	D	212	200	00	33.4	33.7
MultiV <sup>4</sup> (Low swing mode)	IDRV_MULTV_HV	CC	D	30	30	11	33.4	33.7

Table 22. I/O pac	l V <sub>RC33</sub> average I <sub>DDE</sub>	specifications <sup>1</sup>
-------------------	--	-----------------------------

<sup>1</sup> These are typical values that are estimated from simulation and not tested. Currents apply to output pins only.

<sup>2</sup> All loads are lumped.

<sup>3</sup> Average current is for pad configured as output only

<sup>4</sup> In low swing mode, multi-voltage pads must operate in highest slew rate setting, ipp\_sre0 = 1, ipp\_sre1 = 1.



Pad type	Symbol		С	Period (ns)	Load <sup>2</sup> (pF)	V <sub>RC33</sub> (V)	V <sub>DDE</sub> (V)	Drive select	I <sub>DD33</sub> Avg (μA)	I <sub>DD33</sub> RMS (μΑ)
		СС	D	10	50	3.6	3.6	11	2.35	6.12
		СС	D	10	30	3.6	3.6	10	1.75	4.3
		CC	D	10	20	3.6	3.6	01	1.41	3.43
Fast	1	СС	D	10	10	3.6	3.6	00	1.06	2.9
1 451	IDRV_FC	СС	D	10	50	3.6	1.98	11	1.75	4.56
		CC	D	10	30	3.6	1.98	10	1.32	3.44
		CC	D	10	20	3.6	1.98	01	1.14	2.95
		CC	D	10	10	3.6	1.98	00	0.95	2.62

## Table 23. V<sub>RC33</sub> pad average DC current<sup>1</sup>

These are typical values that are estimated from simulation and not tested. Currents apply to output pins only.
 All loads are lumped.

# 3.9.2 LVDS pad specifications

LVDS pads are implemented to support the MSC (Microsecond Channel) protocol which is an enhanced feature of the DSPI module. The LVDS pads are compliant with LVDS specifications and support data rates up to 50 MHz.

Symbol		с	Parameter	Condition		Value		Unit
Symbo	,	C	Falameter	Condition	Min	Тур	Мах	
			Data ra	ite				
f <sub>LVDSCLK</sub>	CC	D	Data frequency	_	_	50	—	MHz
			Driver specif	ications				
V <sub>OD</sub>	CC	Ρ	Differential output voltage	SRC = 0b00 or 0b11	150	_	400	mV
	CC	Ρ		SRC = 0b01	90		320	
	СС	Ρ		SRC = 0b10	160	_	480	
V <sub>OC</sub>	CC	Ρ	Common mode voltage (LVDS), VOS	—	1.06	1.2	1.39	V
T <sub>R</sub> /T <sub>F</sub>	CC	D	Rise/Fall time	—	_	2	_	ns
T <sub>PLH</sub>	CC	D	Propagation delay (Low to High)	—	_	4	_	ns
T <sub>PHL</sub>	CC	D	Propagation delay (High to Low)	—		4	_	ns
t <sub>PDSYNC</sub>	CC	D	Delay (H/L), sync mode	—	—	4	—	ns
T <sub>DZ</sub>	CC	D	Delay, Z to Normal (High/Low)	—		500		ns

## Table 24. DSPI LVDS pad specification



Symbo	Symbol C		Parameter	Condition		Unit		
Symbo			Falancici	Condition	Min	Тур	Max	onn
T <sub>SKEW</sub>	CC		Differential skew Itphla-tplhbl or Itplhb-tphlal		_	_	0.5	ns
			Termina	tion				
	CC	D	Transmission line (differential Zo)	—	95	100	105	W
	СС	D	Temperature	—	-40	_	150	°C

#### Table 24. DSPI LVDS pad specification (continued)

# 3.10 Oscillator and PLLMRFM electrical characteristics

#### Table 25. PLLMRFM electrical specifications<sup>1</sup>

			(VDDPLL =	= 1.08 V to 3.6 V, V <sub>SS</sub> =	$v_{\text{SSPLL}} = 0 v, I_{\text{A}} = I_{\text{L}}$	ιο τ <sub>Η</sub> )			
Symbo	, I	с	D	arameter	Conditions	Va	lue	Unit	
Symbo	Л	C	FC	andheten	Conditions	Min	Max	Onic	
f <sub>ref_crystal</sub>	СС	Ρ	PLL reference free	quency range <sup>2</sup>	Crystal reference	4	40	MHz	
f <sub>ref_ext</sub>		Ρ			External reference	4	80		
f <sub>pll_in</sub>	СС	D	Phase detector in (after pre-divider)	out frequency range	_	4	16	MHz	
f <sub>vco</sub>	СС	D	VCO frequency ra	nge	_	256	512	MHz	
f <sub>sys</sub>	СС	Т	On-chip PLL frequ	iency <sup>2</sup>	—	16	150	MHz	
f <sub>sys</sub>	СС	Т	System frequency	in bypass mode <sup>3</sup>	Crystal reference	4	40	MHz	
		Т			External reference	0	80		
t <sub>CYC</sub>	СС	D	System clock perio	od	—	—	1 / f <sub>sys</sub>	ns	
fLORL	СС	D	Loss of reference	frequency window <sup>4</sup>	Lower limit	1.6	3.7	MHz	
f <sub>LORH</sub>		D			Upper limit	24	56		
f <sub>SCM</sub>	СС	Ρ	Self-clocked mode	e frequency <sup>5,6</sup>	-	1.2	72.25	MHz	
C <sub>JITTER</sub>	СС	С	CLKOUT period jitter <sup>7,8,9,10</sup>	Peak-to-peak (clock edge to clock edge)	f <sub>SYS</sub> maximum	-5	5	% f <sub>CLKOUT</sub>	
		С		Long-term jitter (avg. over 2 ms interval)		-6	6	ns	
t <sub>cst</sub>	СС	Т	Crystal start-up tir	ne <sup>11,12</sup>	—	—	10	ms	
V <sub>IHEXT</sub>	СС	D	EXTAL input high	voltage	Crystal mode <sup>13</sup>	Vxtal + 0.4	_	V	
		Т			External reference <sup>13,14</sup>	V <sub>RC33</sub> /2 + 0.4	V <sub>RC33</sub>		

## $(V_{DDPLL} = 1.08 V \text{ to } 3.6 V, V_{SS} = V_{SSPLL} = 0 V, T_A = T_L \text{ to } T_H)$



### Table 25. PLLMRFM electrical specifications<sup>1</sup>

Symb		с	Parameter	Conditions	Va	lue	Unit
Symb	01	C	Falameter	Conditions	Min	Max	Unit
V <sub>ILEXT</sub>	CC	D	EXTAL input low voltage	Crystal mode <sup>13</sup>	—	Vxtal - 0.4	V
		Т		External reference <sup>13,14</sup>	0	V <sub>RC33</sub> /2 - 0.4	
—	CC	Т	XTAL load capacitance	—	5	30	pF
—	CC	С	XTAL load capacitance <sup>11</sup>	4 MHz	5	30	pF
				8 MHz	5	26	
				12 MHz	5	23	
				16 MHz	5	19	
				20 MHz	5	16	
				40 MHz	5	8	
t <sub>ipli</sub>	СС	Ρ	PLL lock time <sup>11,15</sup>	—	—	200	μs
t <sub>dc</sub>	CC	D	Duty cycle of reference	—	40	60	%
f <sub>LCK</sub>	CC	D	Frequency LOCK range	—	-6	6	% f <sub>sys</sub>
f <sub>UL</sub>	СС	D	Frequency un-LOCK range	—	-18	18	% f <sub>sys</sub>
f <sub>CS</sub>	СС	D	Modulation depth	Center spread	±0.25	±4.0	% f <sub>sys</sub>
f <sub>DS</sub>		D		Down spread	-0.5	-8.0	
f <sub>MOD</sub>	СС	D	Modulation frequency <sup>16</sup>	—	—	100	kHz

## $(V_{DDPLL} = 1.08 \text{ V to } 3.6 \text{ V}, V_{SS} = V_{SSPLL} = 0 \text{ V}, T_A = T_L \text{ to } T_H)$ (continued)

<sup>1</sup> All values given are initial design targets and subject to change.

<sup>2</sup> Considering operation with PLL not bypassed

<sup>3</sup> All internal registers retain data at 0 Hz.

<sup>4</sup> "Loss of Reference Frequency" window is the reference frequency range outside of which the PLL is in self clocked mode.

<sup>5</sup> Self clocked mode frequency is the frequency that the PLL operates at when the reference frequency falls outside the f<sub>LOR</sub> window.

<sup>6</sup> f<sub>VCO</sub> self clock range is 20–150 MHz. f<sub>SCM</sub> represents f<sub>SYS</sub> after PLL output divider (ERFD) of 2 through 16 in enhanced mode.

<sup>7</sup> This value is determined by the crystal manufacturer and board design.

<sup>8</sup> Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>SYS</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the PLL circuitry via V<sub>DDPLL</sub> and V<sub>SSPLL</sub> and variation in crystal oscillator frequency increase the C<sub>JITTER</sub> percentage for a given interval.


<sup>9</sup> Proper PC board layout procedures must be followed to achieve specifications.

<sup>10</sup> Values are with frequency modulation disabled. If frequency modulation is enabled, jitter is the sum of C<sub>JITTER</sub> and either f<sub>CS</sub> or f<sub>DS</sub> (depending on whether center spread or down spread modulation is enabled).

<sup>11</sup> This value is determined by the crystal manufacturer and board design. For 4 MHz to 40 MHz crystals specified for this PLL, load capacitors should not exceed these limits.

<sup>12</sup> Proper PC board layout procedures must be followed to achieve specifications.

<sup>13</sup> This parameter is guaranteed by design rather than 100% tested.





- <sup>14</sup> V<sub>IHEXT</sub> cannot exceed V<sub>RC33</sub> in external reference mode.
- <sup>15</sup> This specification applies to the period required for the PLL to relock after changing the MFD frequency control bits in the synthesizer control register (SYNCR).
- <sup>16</sup> Modulation depth will be attenuated from depth setting when operating at modulation frequencies above 50 kHz.

# 3.11 Temperature sensor electrical characteristics

#### Table 26. Temperature sensor electrical characteristics

	Symbol		с	Parameter	Conditions		Unit		
			v	i arameter	Conditions	Min	Тур	Max	Onic
	_	CC	С	Temperature monitoring range		-40	_	150	°C
	_	CC	С	Sensitivity		_	6.3	_	mV/°C
	—	CC	С	Accuracy	T <sub>J</sub> = -40 to 150 °C	-10		10	°C

## 3.12 eQADC electrical characteristics

С

\_\_\_

#### Value Unit Symbol С Parameter min max **f**ADCLK SR ADC clock (ADCLK) frequency 2 16 MHz СС CC D Conversion cycles 2+13 128+14 ADCLK cycles

Stop mode recovery time<sup>1</sup>

ADC clock (ADCLK) frequency

#### Table 27. eQADC conversion specifications (operating)

<sup>1</sup> Stop mode recovery time is the time from the setting of either of the enable bits in the ADC Control Register to the time that the ADC is ready to perform conversions.Delay from power up to full accuracy = 8 ms.

\_\_\_\_

2

10

16

μs

mV

Table 28. eQADC single ended	conversion specifications	(operating)
------------------------------	---------------------------	-------------

Symbol		C Parameter		V	Unit	
Symbol		U	Falameter	min	max	Offic
OFFNC	CC	С	Offset error without calibration	0	160	Counts
OFFWC	CC	С	Offset error with calibration	-4	4	Counts
GAINNC	CC	С	Full scale gain error without calibration	-160	0	Counts
GAINWC	CC	С	Full scale gain error with calibration	-4	4	Counts
I <sub>INJ</sub>	CC	Т	Disruptive input injection current <sup>1, 2, 3, 4</sup>	-3	3	mA
E <sub>INJ</sub>	CC	Т	Incremental error due to injection current <sup>5,6</sup>	-4	4	Counts
TUE8	CC	С	Total unadjusted error (TUE) at 8 MHz	-4	4 <sup>6</sup>	Counts
TUE16	CC	С	Total unadjusted error at 16 MHz	-8	8	Counts

MPC5642A Microcontroller Data Sheet, Rev. 3.1

T<sub>SR</sub>

**f**ADCLK

CC

SR



- <sup>1</sup> Below disruptive current conditions, the channel being stressed has conversion values of 0x3FF for analog inputs greater then V<sub>RH</sub> and 0x0 for values less then V<sub>RL</sub>. Other channels are not affected by non-disruptive conditions.
- <sup>2</sup> Exceeding limit may cause conversion error on stressed channels and on unstressed channels. Transitions within the limit do not affect device reliability or cause permanent damage.
- <sup>3</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values using  $V_{POSCLAMP} = V_{DDA} + 0.5$  V and  $V_{NEGCLAMP} = -0.3$  V, then use the larger of the calculated values.
- <sup>4</sup> Condition applies to two adjacent pins at injection limits.
- <sup>5</sup> Performance expected with production silicon.
- <sup>6</sup> All channels have same 10 k $\Omega$  < Rs < 100 k $\Omega$ ; Channel under test has Rs=10 k $\Omega$ ; I<sub>INJ</sub>=I<sub>INJMAX</sub>,I<sub>INJMIN</sub>

Table 29. eQADC differential ended conversion specifications (operating)

Symb	al	с	Param	otor	Va	lue	Unit				
Symb	01	C	Param	eler	min	max	Onit				
GAINVGA1 <sup>1</sup>	CC	-	Variable gain amplifier accuracy (gain=1) <sup>2</sup>								
	CC	С	INL	8 MHz ADC	-4	4	Counts 3				
	CC	С		16 MHz ADC	-8	8	Counts				
	CC	С	DNL	8 MHz ADC	-3 <sup>4</sup>	34	Counts				
	CC	С		16 MHz ADC	-3 <sup>4</sup>	34	Counts				
GAINVGA2 <sup>1</sup>	CC	-	Variable gain amp	lifier accuracy (	gain=2) <sup>2</sup>						
	CC	D	INL	8 MHz ADC	-5	5	Counts				
	CC	D		16 MHz ADC	-8	8	Counts				
	CC	D	DNL	8 MHz ADC	-3	3	Counts				
	CC	D		16 MHz ADC	-3	3	Counts				
GAINVGA4 <sup>1</sup>	CC	-	Variable gain amp	Variable gain amplifier accuracy (gain=4) <sup>2</sup>							
	CC	D	INL	8 MHz ADC	-7	7	Counts				
	CC	D		16 MHz ADC	-8	8	Counts				
	CC	D	DNL	8 MHz ADC	-4	4	Counts				
	CC	D		16 MHz ADC	-4	4	Counts				



Sum	Symbol		Paramete		Va	Unit	
Synn			Falamete	÷1	min max		
DIFF <sub>max</sub>	CC	С	Maximum differential voltage (DANx+ - DANx-) or	PREGAIN set to 1X setting		(VRH - VRL)/2	V
DIFF <sub>max2</sub>	CC	С	(DANx DANx+) <sup>5</sup>	PREGAIN set to 2X setting	_	(VRH - VRL)/4	V
DIFF <sub>max4</sub>	CC	С		PREGAIN set to 4X setting	_	(VRH - VRL)/8	V
DIFF <sub>cmv</sub>	CC	С	Differential input Common mode voltage (DANx- + DANx+)/2 <sup>5</sup>	_	(V <sub>RH</sub> + V <sub>RL</sub> )/2 - 5%	(V <sub>RH</sub> + V <sub>RL</sub> )/2 + 5%	V

#### Table 29. eQADC differential ended conversion specifications (operating) (continued)

<sup>1</sup> Applies only to differential channels.

<sup>2</sup> Variable gain is controlled by setting the PRE\_GAIN bits in the ADC\_ACR1-8 registers to select a gain factor of ×1, ×2, or ×4. Settings are for differential input only. Tested at ×1 gain. Values for other settings are guaranteed by as indicated.

 $^3\,$  At V\_{RH} - V\_{RL} = 5.12 V, one LSB = 1.25 mV.

<sup>4</sup> Guaranteed 10-bit mono tonicity.

<sup>5</sup> Voltages between VRL and VRH will not cause damage to the pins. However, they may not be converted accurately if the differential voltage is above the maximum differential voltage. In addition, conversion errors may occur if the common mode voltage of the differential signal violates the Differential Input common mode voltage specification.

# 3.13 Configuring SRAM wait states

Use the SWSC field in the ECSM\_MUDCR register to specify an additional wait state for the device SRAM. By default, no wait state is added.

#### Table 30. Cutoff frequency for additional SRAM wait state

1	SWSC Value			
98	0			
153	1			

<sup>1</sup> Max frequencies including 2% PLL FM.

Please see the device reference manual for details.



1

# 3.14 Platform flash controller electrical characteristics

Table 31. APC, RWSC, WWSC settings vs. frequency of operation<sup>1</sup>

Max. Flash Operating Frequency (MHz) <sup>2</sup>	APC <sup>3</sup>	RWSC <sup>3</sup>	WWSC
20 MHz	0b000	0b000	0b01
61 MHz	0b001	0b001	0b01
90 MHz	0b010	0b010	0b01
123 MHz	0b011	0b011	0b01
153 MHz	0b100	0b100	0b01

APC, RWSC and WWSC are fields in the flash memory BIUCR register used to specify wait states for address pipelining and read/write accesses. Illegal combinations exist—all entries must be taken from the same row.

<sup>2</sup> Max frequencies including 2% PLL FM.

<sup>3</sup> APC must be equal to RWSC.

# 3.15 Flash memory electrical characteristics

#### Table 32. Flash program and erase specifications<sup>1</sup>

						Va				
#	Symbol		С	Parameter	Min	Тур	Initial max <sup>2</sup>	Max <sup>3</sup>	Unit	
1	T <sub>dwprogram</sub>	СС	С	Double Word (64 bits) Program Time	—	30		500	μs	
2	T <sub>pprogram</sub>	СС	С	Page Program Time <sup>4</sup>	_	40	160	500	μs	
3	T <sub>16kpperase</sub>	СС	С	16 KB Block Pre-program and Erase Time	—	250	1,000	5,000	ms	
5	T <sub>64kpperase</sub>	СС	С	64 KB Block Pre-program and Erase Time	—	450	1,800	5,000	ms	
6	T <sub>128kpperase</sub>	СС	С	128 KB Block Pre-program and Erase Time	—	800	2,600	7,500	ms	
7	T <sub>256kpperase</sub>	СС	С	256 KB Block Pre-program and Erase Time	—	1,400	5,200	15,000	ms	
8	T <sub>psrt</sub>	SR		Program suspend request rate <sup>5</sup>	100	_	—	—	μs	
9	T <sub>esrt</sub> SR — Erase suspend request rat		Erase suspend request rate <sup>6</sup>	10				ms		

<sup>1</sup> Typical program and erase times assume nominal supply values and operation at 25 °C. All times are subject to change pending device characterization.

<sup>2</sup> Initial factory condition: ≤ 100 program/erase cycles, 25 °C, typical supply voltage, 80 MHz minimum system frequency.

<sup>3</sup> The maximum erase time occurs after the specified number of program/erase cycles. This maximum value is characterized but not guaranteed.

<sup>4</sup> Page size is 128 bits (4 words)

<sup>5</sup> Time between program suspend resume and the next program suspend request.

<sup>6</sup> Time between erase suspend resume and the next erase suspend request.



**Electrical characteristics** 

Symbo	J	C Parameter		Conditions	Valu	e	Unit
Symbo	1	U	Falameter	Conditions	Min	Тур	Onit
P/E	CC	D	Number of program/erase cycles per block for 16 KB, 48 KB, and 64 KB blocks over the operating temperature range (T <sub>J</sub> )	_	100,000	_	cycles
P/E	CC	D	Number of program/erase cycles per block for 128 KB and 256 KB blocks over the operating temperature range (T <sub>J</sub> )	_	1,000	100,000	cycles
Retention	CC	D	Minimum data retention at 85 °C	Blocks with 0 – 1,000 P/E cycles	20	_	years
		D		Blocks with 10,000 P/E cycles	10	—	
		D		Blocks with 100,000 P/E cycles	5	—	

#### Table 33. Flash EEPROM module life



# 3.16 AC specifications

# 3.16.1 Pad AC specifications

Name		с	Low-to	elay (ns) <sup>2,3</sup> b-High / co-Low	Rise/Fall e	dge (ns) <sup>3,4</sup>	Drive load (pF)	SRC/DSC
			Min	Max	Min	Max	-	MSB, LSB
Medium <sup>5,6,7</sup>	CC	D	4.6/3.7	12/12	2.2/2.2	12/12	50	11 <sup>8</sup>
				I		I		10 <sup>9</sup>
	СС	D	12/13	28/34	5.6/6	15/15	50	01
	СС	D	69/71	152/165	34/35	74/74	50	00
Slow <sup>7,10</sup>	СС	D	7.3/5.7	19/18	4.4/4.3	20/20	50	11 <sup>8</sup>
				I		1		10 <sup>9</sup>
	СС	D	26/27	61/69	13/13	34/34	50	01
	СС	D	137/142	320/330	72/74	164/164	50	00
MultiV <sup>11</sup>	СС	D	4.1/3.6	10.3/8.9	3.28/2.98	8/8	50	11 <sup>8</sup>
(High Swing Mode)								10 <sup>9</sup>
	СС	D	8.38/6.11	16/12.9	5.48/4.81	11/11	50	01
	СС	D	61.7/10.4	92.2/24.3	42.0/12.2	63/63	50	00
MultiV (Low Swing Mode)	СС	D	2.31/2.34	7.62/6.33	1.26/1.67	6.5/4.4	30	11 <sup>8</sup>
Fast <sup>12</sup>				•		•	•	·
Standalone input buffer <sup>13</sup>	СС	D	0.5/0.5	1.9/1.9	0.3/0.3	±1.5/1.5	0.5	—

Table 34. Pad AC specifications  $(V_{DDE} = 4.75 \text{ V})^1$ 

<sup>1</sup> These are worst case values that are estimated from simulation and not tested. The values in the table are simulated at  $V_{DD} = 1.14$  V to 1.32 V,  $V_{DDEH} = 4.75$  V to 5.25 V,  $T_A = T_L$  to  $T_H$ .

<sup>2</sup> This parameter is supplied for reference and is not guaranteed by design and not tested.

- <sup>3</sup> Delay and rise/fall are measured to 20% or 80% of the respective signal.
- <sup>4</sup> This parameter is guaranteed by characterization before qualification rather than 100% tested.
- <sup>5</sup> In high swing mode, high/low swing pad V<sub>OL</sub> and V<sub>OH</sub> values are the same as those of the slew controlled output pads.
- <sup>6</sup> Medium Slew-Rate Controlled Output buffer. Contains an input buffer and weak pull-up/pull-down.
- <sup>7</sup> Output delay is shown in Figure 9 and Figure 10. Add a maximum of one system clock to the output delay for delay with respect to system clock.
- <sup>8</sup> Can be used on the tester
- <sup>9</sup> This drive select value is not supported. If selected, it will be approximately equal to 11.
- <sup>10</sup> Slow Slew-Rate Controlled Output buffer. Contains an input buffer and weak pull-up/pull-down.
- <sup>11</sup> Selectable high/low swing I/O pad with selectable slew in high swing mode only
- <sup>12</sup> Fast pads are 3.3 V pads.
- <sup>13</sup> Also has weak pull-up/pull-down.



Pad type		с	Low-to	elay (ns) <sup>2,3</sup> o-High / co-Low	Rise/Fall e	edge (ns) <sup>3,4</sup>	Drive load (pF)	SRC/DSC
			Min	Max	Min	Max		MSB,LSB
Medium <sup>5,6,7</sup>	CC	D	5.8/4.4	18/17	2.7/2.1	10/10	50	11 <sup>8</sup>
	CC	D	16/13	46/49	11.2/8.6	34/34	200	
							•	10 <sup>9</sup>
	CC	D	14/16	37/45	6.5/6.7	19/19	50	01
	CC	D	27/27	69/82	15/13	43/43	200	
	CC	D	83/86	200/210	38/38	86/86	50	00
	CC	D	113/109	270/285	53/46	120/120	200	
Slow <sup>7,10</sup>	CC	D	9.2/6.9	27/28	5.5/4.1	20/20	50	11
	CC	D	30/23	81/87	21/16	63/63	200	
					—			10 <sup>9</sup>
	CC	D	31/31	80/90	15.4/15.4	42/42	50	01
	CC	D	58/52	144/155	32/26	82/85	200	
	CC	D	162/168	415/415	80/82	190/190	50	00
	CC	D	216/205	533/540	106/95	250/250	200	
MultiV <sup>7,11</sup>	CC	D	_	3.7/3.1	_	10/10	30	11 <sup>8</sup>
(High Swing Mode)	CC	D	_	46/49	_	42/42	200	
				•		•	•	10 <sup>9</sup>
	CC	D	—	32	—	15/15	50	01
	CC	D	_	72	_	46/46	200	
	CC	D	_	210	_	100/100	50	00
	CC	D	_	295	_	134/134	200	
MultiV (Low Swing Mode)		•		Not	a valid operat	ional mode		
Fast	СС	D	—	2.5/2.5	—	1.2/1.2	10	00
	CC	D	—	2.5/2.5	—	1.2/1.2	20	01
	CC	D	—	2.5/2.5	—	1.2/1.2	30	10
	CC	D	—	2.5/2.5	—	1.2/1.2	50	11 <sup>8</sup>
Standalone input buffer <sup>12</sup>	СС	D	0.5/0.5	3/3	0.4/0.4	±1.5/1.5	0.5	_

Table 35	. Pad AC s	specifications	$(V_{DDE} = 3.0 V)^1$
----------	------------	----------------	-----------------------

<sup>1</sup> These are worst case values that are estimated from simulation and not tested. The values in the table are simulated at  $V_{DD} = 1.14$  V to 1.32 V,  $V_{DDE} = 3$  V to 3.6 V,  $V_{DDEH} = 3$  V to 3.6 V,  $T_A = T_L$  to  $T_H$ .

 $^{2}$  This parameter is supplied for reference and is not guaranteed by design and not tested.

 $^3\,$  Delay and rise/fall are measured to 20% or 80% of the respective signal.

<sup>4</sup> This parameter is guaranteed by characterization before qualification rather than 100% tested.

- $^5\,$  In high swing mode, high/low swing pad V\_{OL} and V\_{OH} values are the same as those of the slew controlled output pads.
- <sup>6</sup> Medium Slew-Rate Controlled Output buffer. Contains an input buffer and weak pull-up/pull-down.
- <sup>7</sup> Output delay is shown in Figure 9 and Figure 10. Add a maximum of one system clock to the output delay for delay with respect to system clock.
- <sup>8</sup> Can be used on the tester.
- <sup>9</sup> This drive select value is not supported. If selected, it will be approximately equal to 11.
- <sup>10</sup> Slow Slew-Rate Controlled Output buffer. Contains an input buffer and weak pull-up/pull-down.
- <sup>11</sup> Selectable high/low swing I/O pad with selectable slew in high swing mode only.
- <sup>12</sup> Also has weak pull-up/pull-down.




Figure 9. Pad output delay—Fast pads






Figure 10. Pad output delay—Slew rate controlled fast, medium, and slow pads



#### 3.17 AC timing

#### 3.17.1 Reset and configuration pin timing

## Table 36. Reset and configuration pin timing<sup>1</sup>

#	Symbol	Characteristic	Va	Unit	
# Symbol	Unaracteristic		Мах	Onic	
1	t <sub>RPW</sub>	RESET Pulse Width	10	_	t <sub>CYC</sub>
2	t <sub>GPW</sub>	RESET Glitch Detect Pulse Width	2	_	t <sub>CYC</sub>
3	t <sub>RCSU</sub>	PLLREF, BOOTCFG, WKPCFG Setup Time to RSTOUT Valid	10	_	t <sub>CYC</sub>
4	t <sub>RCH</sub>	PLLREF, BOOTCFG, WKPCFG Hold Time to RSTOUT Valid	0		t <sub>CYC</sub>

<sup>1</sup> Reset timing specified at:  $V_{DDEH} = 3.0$  V to 5.25 V,  $V_{DD} = 1.14$  V to 1.32 V,  $T_A = T_L$  to  $T_H$ .




Figure 11. Reset and configuration pin timing

#### IEEE 1149.1 interface timing 3.17.2

Symbol		с	Characteristic	Val	ue
Cymbol		Ŭ		Min	Ма
tiovo	CC	П	TCK Cycle Time	100	

	Table 37. JTAG	pin AC electrical	characteristics <sup>1</sup>
--	----------------	-------------------	------------------------------

#	# Symbol C		nbol C Characteristic			Unit	
			Ŭ		Min	Мах	onne
1	t <sub>JCYC</sub>	CC D TCK Cycle Time		TCK Cycle Time	100	_	ns
2	t <sub>JDC</sub>	СС	D	TCK Clock Pulse Width	40	60	ns
3	t <sub>TCKRISE</sub>	СС	D	TCK Rise and Fall Times (40%–70%)		3	ns



			7	
		$\mathbf{A}$		

щ	# Symbol		0	Characteristic	Va	lue	Unit
#			Symbol C Characteristic —		Min	Max	
4	t <sub>TMSS,</sub> t <sub>TDIS</sub>	СС	D	TMS, TDI Data Setup Time	10	_	ns
5	t <sub>TMSH</sub> , t <sub>TDIH</sub>	СС	D	TMS, TDI Data Hold Time	25	—	ns
6	t <sub>TDOV</sub>	СС	D	TCK Low to TDO Data Valid	—	22 <sup>2</sup>	ns
7	t <sub>TDOI</sub>	СС	D	TCK Low to TDO Data Invalid	0	—	ns
8	t <sub>TDOHZ</sub>	СС	D	TCK Low to TDO High Impedance	—	22	ns
9	t <sub>JCMPPW</sub>	СС	D	JCOMP Assertion Time	100	—	ns
10	t <sub>JCMPS</sub>	СС	D	JCOMP Setup Time to TCK Low	40	—	ns
11	t <sub>BSDV</sub>	СС	D	TCK Falling Edge to Output Valid	—	50	ns
12	t <sub>BSDVZ</sub>	СС	D	TCK Falling Edge to Output Valid out of High Impedance	—	50	ns
13	t <sub>BSDHZ</sub>	СС	D	TCK Falling Edge to Output High Impedance	—	50	ns
14	t <sub>BSDST</sub>	СС	D	Boundary Scan Input Valid to TCK Rising Edge	25 <sup>3</sup>	—	ns
15	t <sub>BSDHT</sub>	СС	D	TCK Rising Edge to Boundary Scan Input Invalid	25 <sup>3</sup>	—	ns

## Table 37. JTAG pin AC electrical characteristics<sup>1</sup> (continued)

<sup>1</sup> JTAG timing specified at V<sub>DD</sub> = 1.14 V to 1.32 V, V<sub>DDEH</sub> = 4.75 V to 5.25 V with multi-voltage pads programmed to Low-Swing mode, T<sub>A</sub> = T<sub>L</sub> to T<sub>H</sub>, C<sub>L</sub> = 30 pF, SRC = 0b11. These specifications apply to JTAG boundary scan only. See Table 38 for functional specifications.

<sup>2</sup> Pad delay is 8–10 ns. Remainder includes TCK pad delay, clock tree delay logic delay and TDO output pad delay.

<sup>3</sup> For 20 MHz TCK.

## NOTE

The Nexus/JTAG Read/Write Access Control/Status Register (RWCS) write (to begin a read access) or the write to the Read/Write Access Data Register (RWD) (to begin a write access) does not actually begin its action until 1 JTAG clock (TCK) after leaving the JTAG Update-DR state. This prevents the access from being performed and therefore will not signal its completion via the READY (RDY) output unless the JTAG controller receives an additional TCK. In addition, EVTI is not latched into the device unless there are clock transitions on TCK.

The tool/debugger must provide at least one TCK clock for the EVTI signal to be recognized by the MCU. When using the RDY signal to indicate the end of a Nexus read/write access, ensure that TCK continues to run for at least one TCK after leaving the Update-DR state. This can be just a TCK with TMS low while in the Run-Test/Idle state or by continuing with the next Nexus/JTAG command. Expect the effect of EVTI and RDY to be delayed by edges of TCK.

RDY is not available in all device packages.






Figure 12. JTAG test clock input timing




Figure 13. JTAG test access port timing






Figure 14. JTAG JCOMP timing






Figure 15. JTAG boundary scan timing

# 3.17.3 Nexus timing

## Table 38. Nexus debug port timing<sup>1</sup>

#	Symbol (		/mbol C Characteristic		Va	ue	Unit
"			Ŭ			Max	onne
1	t <sub>MCYC</sub>	СС	D	MCKO Cycle Time	2 <sup>2,3</sup>	8	t <sub>CYC</sub>
1a	t <sub>MCYC</sub>	СС	D	Absolute Minimum MCKO Cycle Time	25 <sup>4</sup>	_	ns
2	t <sub>MDC</sub>	СС	D	MCKO Duty Cycle	40	60	%
3	t <sub>MDOV</sub>	СС	D	MCKO Low to MDO Data Valid <sup>5</sup>	-0.1	0.35	t <sub>MCYC</sub>
4	t <sub>MSEOV</sub>	СС	D	MCKO Low to MSEO Data Valid <sup>5</sup>	-0.1	0.35	t <sub>MCYC</sub>
6	t <sub>EVTOV</sub>	СС	D	MCKO Low to EVTO Data Valid <sup>5</sup>	-0.1	0.35	t <sub>MCYC</sub>
7	t <sub>EVTIPW</sub>	СС	D	EVTI Pulse Width	4.0	—	t <sub>TCYC</sub>



#	symbol		с	Characteristic	Va	lue	Unit
π	Symbo	Symbol				Max	Unit
8	t <sub>EVTOPW</sub> CC I		D	EVTO Pulse Width	1	—	t <sub>MCYC</sub>
9	t <sub>TCYC</sub>	СС	D	TCK Cycle Time	4 <sup>6,7</sup>	—	t <sub>CYC</sub>
9a	t <sub>TCYC</sub>	СС	D	Absolute Minimum TCK Cycle Time	100 <sup>8</sup>		ns
10	t <sub>TDC</sub>	СС	D	TCK Duty Cycle	40	60	%
11	t <sub>NTDIS</sub>	СС	D	TDI Data Setup Time	10		ns
12	t <sub>NTDIH</sub>	СС	D	TDI Data Hold Time	25	—	ns
13	t <sub>NTMSS</sub>	СС	D	TMS Data Setup Time	10	—	ns
14	t <sub>NTMSH</sub>	СС	D	TMS Data Hold Time	25		ns
15		СС	D	TDO propagation delay from falling edge of TCK	—	19.5	ns
16	_	СС	D	TDO hold time wrt TCK falling edge (minimum TDO propagation delay)	5.25	—	ns

## Table 38. Nexus debug port timing<sup>1</sup> (continued)

<sup>1</sup> All Nexus timing relative to MCKO is measured from 50% of MCKO and 50% of the respective signal. Nexus timing specified at  $V_{DD} = 1.14$  V to 1.32 V,  $V_{DDEH} = 4.75$  V to 5.25 V with multi-voltage pads programmed to Low-Swing mode,  $T_A = T_L$  to  $T_H$ , and  $C_L = 30$  pF with DSC = 0b10.

<sup>2</sup> Achieving the absolute minimum MCKO cycle time may require setting the MCKO divider to more than its minimum setting (NPC\_PCR[MCKO\_DIV] depending on the actual system frequency being used.

<sup>3</sup> This is a functionally allowable feature. However, this may be limited by the maximum frequency specified by the Absolute minimum MCKO period specification.


<sup>4</sup> This may require setting the MCO divider to more than its minimum setting (NPC\_PCR[MCKO\_DIV]) depending on the actual system frequency being used.

<sup>5</sup> MDO, MSEO, and EVTO data is held valid until next MCKO low cycle.

<sup>6</sup> Achieving the absolute minimum TCK cycle time may require a maximum clock speed (system frequency / 8) that is less than the maximum functional capability of the design (system frequency / 4) depending on the actual system frequency being used.

- <sup>7</sup> This is a functionally allowable feature. However, this may be limited by the maximum frequency specified by the Absolute minimum TCK period specification.
- <sup>8</sup> This may require a maximum clock speed (system frequency / 8) that is less than the maximum functional capability of the design (system frequency / 4) depending on the actual system frequency being used.





## Figure 16. Nexus output timing




Figure 17. Nexus event trigger and test clock timings






Figure 18. Nexus TDI, TMS, TDO timing

			I	Nexus Pin Usage	)	Max. Operating
Package	Nexus Width	Nexus Routing	MDO[0:3]	MDO[4:11]	MDO[4:11] CAL_MDO[4:1 1]	
176 LQFP 208 BGA	Reduced port mode <sup>1</sup>	Route to MDO <sup>2</sup>	Nexus Data Out [0:3]	GPIO	GPIO	40 MHz <sup>3</sup>
324 BGA	Full port mode <sup>4</sup>	Route to MDO <sup>2</sup>	Nexus Data Out [0:3]	Nexus Data Out [4:11]	GPIO	40 MHz <sup>5,6</sup>
496 CSP	Reduced port mode <sup>1</sup>	Route to MDO <sup>2</sup>	Nexus Data Out [0:3]	GPIO	GPIO	40 MHz <sup>3</sup>
	Full port mode <sup>4</sup>	Route to MDO <sup>2</sup>	Nexus Data Out [0:3]	Nexus Data Out [4:11]	GPIO	40 MHz <sup>5,6</sup>
		Route to CAL_MDO <sup>7</sup>	Cal Nexus Data Out [0:3]	GPIO	Cal Nexus Data Out [4:11]	40 MHz <sup>3</sup>

Table 39. Nexus	debug	port	operating	frequency
-----------------	-------	------	-----------	-----------

<sup>1</sup> NPC\_PCR[FPM] = 0

<sup>2</sup> NPC\_PCR[NEXCFG] = 0

# NP

#### Electrical characteristics

- <sup>3</sup> The Nexus AUX port runs up to 40 MHz. Set NPC\_PCR[MCKO\_DIV] to divide-by-two if the system frequency is greater than 40 MHz.
- <sup>4</sup> NPC\_PCR[FPM] = 1
- <sup>5</sup> Set the NPC\_PCR[MCKO\_DIV] to divide by two if the system frequency is between 40 MHz and 80 MHz inclusive. Set the NPC\_PCR[MCKO\_DIV] to divide by four if the system frequency is greater than 80 MHz.
- <sup>6</sup> Pad restrictions limit the Maximum Operation Frequency in these configurations
- <sup>7</sup> NPC\_PCR[NEXCFG] = 1



# 3.17.4 Calibration bus interface timing

## Table 40. Calibration bus interface maximum operating frequency

Port width	Multiplexed		Max. operating			
1 oft width	mode	CAL_ADDR[12:15]	CAL_ADDR[16:30]	CAL_DATA[0:15]	frequency	
16-bit	Yes	GPIO	GPIO	CAL_ADDR[12:30] CAL_DATA[0:15]	66 MHz <sup>1</sup>	
16-bit	No	CAL_ADDR[12:15]	CAL_ADDR[16:30]	CAL_DATA[0:15]	66 MHz <sup>1</sup>	
32-bit	Yes	CAL_WE/BE[2:3] CAL_DATA[31]	CAL_ADDR[16:30] CAL_DATA[16:30]	CAL_ADDR[0:15] CAL_DATA[0:15]	66 MHz <sup>1</sup>	

<sup>1</sup> Set SIU\_ECCR[EBDF] to either divide by two or divide by four if the system frequency is greater than 66 MHz.

## Table 41. Calibration bus operation timing<sup>1</sup>

#	# Symbol		с	C Characteristic		66 MHz <sup>2</sup>		
#	Sym		C	Characteristic	Min	Max	Unit	
1	T <sub>C</sub>	CC	Ρ	CLKOUT period <sup>3</sup>	15.2	_	ns	
2	t <sub>CDC</sub>	СС	Т	CLKOUT duty cycle	45%	55%	Τ <sub>C</sub>	
3	t <sub>CRT</sub>	СС	Т	CLKOUT rise time	_	4	ns	
4	t <sub>CFT</sub>	СС	Т	CLKOUT fall time	_	4	ns	
5	t <sub>СОН</sub>	CC	P	CLKOUT Posedge to Output Signal Invalid or High Z (Hold Time) CAL_ADDR[12:30] CAL_CS[0], CAL_CS[2:3] CAL_DATA[0:15] CAL_OE CAL_RD_WR CAL_TS CAL_TS CAL_WE[0:3]/BE[0:3]	1.3	_	ns	
6	t <sub>COV</sub>	CC	Ρ	CLKOUT Posedge to Output Signal Valid (Output Delay) CAL_ADDR[12:30] CAL_CS[0], CAL_CS[2:3] CAL_DATA[0:15] CAL_OE CAL_RD_WR CAL_TS CAL_TS CAL_WE[0:3]/BE[0:3]	_	9	ns	
7	t <sub>CIS</sub>	СС	Ρ	Input Signal Valid to CLKOUT Posedge (Setup Time) DATA[0:31]	6.0	_	ns	
8	t <sub>CIH</sub>	CC	Ρ	CLKOUT Posedge to Input Signal Invalid (Hold Time) DATA[0:31]	1.0	—	ns	
9	t <sub>APW</sub>	СС	Ρ	ALE Pulse Width <sup>5</sup>	6.5	—	ns	
10	t <sub>AAI</sub>	СС	Ρ	ALE Negated to Address Invalid <sup>5</sup>	1.5 <sup>6</sup>		ns	

MPC5642A Microcontroller Data Sheet, Rev. 3.1

Freescale Semiconductor

- <sup>1</sup> Calibration bus timing specified at  $f_{SYS}$  = 150 MHz and 100 MHz,  $V_{DD}$  = 1.14 V to 1.32 V,  $V_{DDE}$  = 3 V to 3.6 V (unless stated otherwise),  $T_A$  =  $T_L$  to  $T_H$ , and  $C_L$  = 30 pF with DSC = 0b10.
- <sup>2</sup> The calibration bus is limited to half the speed of the internal bus. The maximum calibration bus frequency is 66 MHz. The bus division factor should be set accordingly based on the internal frequency being used.
- $^3\,$  Signals are measured at 50%  $V_{\text{DDE}}$
- <sup>4</sup> Refer to fast pad timing in Table 34 and Table 35 (different values for 1.8 V vs. 3.3 V).
- <sup>5</sup> Measured at 50% of ALE
- <sup>6</sup> When CAL\_TS pad is used for CAL\_ALE function the hold time is 1 ns instead of 1.5 ns.




Figure 19. CLKOUT timing






Figure 20. Synchronous output timing






Figure 21. Synchronous input timing




Figure 22. ALE signal timing



## 3.17.5 External interrupt timing (IRQ pin)

Table 42. External interrupt timing<sup>1</sup>

#	Symbol	Characteristic	Va	Unit	
	Symbol	Characteristic	Min	Max	Omt
1	t <sub>IPWL</sub>	IRQ Pulse Width Low	3	_	t <sub>CYC</sub>
2	t <sub>IPWH</sub>	IRQ Pulse Width High	3	_	t <sub>CYC</sub>
3	t <sub>ICYC</sub>	IRQ Edge to Edge Time <sup>2</sup>	6	—	t <sub>CYC</sub>

<sup>1</sup> IRQ timing specified at  $V_{DD}$  = 1.14 V to 1.32 V,  $V_{DDEH}$  = 3.0 V to 5.25 V,  $V_{DD33}$  and  $V_{DDSYN}$  = 3.0 V to 3.6 V,  $T_A = T_L$  to  $T_H$ .

<sup>2</sup> Applies when IRQ pins are configured for rising edge or falling edge events, but not both.




Figure 23. External interrupt timing

## 3.17.6 eTPU timing

### Table 43. eTPU timing<sup>1</sup>

#	Symbol	Characteristic	Va	Unit	
	Cymbol		Min	Max	onit
1	t <sub>ICPW</sub>	eTPU Input Channel Pulse Width	4	_	t <sub>CYC</sub>
2	t <sub>OCPW</sub>	eTPU Output Channel Pulse Width <sup>2</sup>	2	_	t <sub>CYC</sub>

<sup>1</sup> eTPU timing specified at  $V_{DD}$  = 1.14 V to 1.32 V,  $V_{DDEH}$  = 3.0 V to 5.25 V,  $V_{DD33}$  and  $V_{DDSYN}$  = 3.0 V to 3.6 V,  $T_A = T_L$  to  $T_H$ , and  $C_L$  = 50 pF with SRC = 0b00.

<sup>2</sup> This specification does not include the rise and fall times. When calculating the minimum eTPU pulse width, include the rise and fall times defined in the slew rate control fields (SRC) of the pad configuration registers (PCR).



# 3.17.7 eMIOS timing

#	Symbol		с	Characteristic	Va	Unit	
'n					Min	Max	Unit
1	t <sub>MIPW</sub>	СС	CC D eMIOS Input Pulse Width		4		t <sub>CYC</sub>
2	t <sub>MOPW</sub>	СС	D	eMIOS Output Pulse Width	1		t <sub>CYC</sub>

<sup>1</sup> eMIOS timing specified at  $V_{DD}$  = 1.14 V to 1.32 V,  $V_{DDEH}$  = 4.75 V to 5.25 V,  $T_A$  =  $T_L$  to  $T_H$ , and  $C_L$  = 50 pF with SRC = 0b00.

# 3.17.8 DSPI timing

DSPI channel frequency support for the MPC5642A MCU is shown in Table 45. Timing specifications are in Table 46.

System clock (MHz)	DSPI Use Mode	Maximum usable frequency (MHz)	Notes		
150	50         LVDS         37.5         Use sysclock /4 divide ratio				
	Non-LVDS	18.75	Use sysclock /8 divide ratio		
120	LVDS	40	Use sysclock /3 divide ratio. Gives 33/66 duty cycle. Use DSPI configuration DBR = 0b1 (double baud rate), BR = 0b0000 (scaler value 2) and PBR = 0b01 (prescaler value 3).		
	Non-LVDS	20	Use sysclock /6 divide ratio		
80	LVDS	40	Use sysclock /2 divide ratio		
	Non-LVDS	20	Use sysclock /4 divide ratio		

Table 45. DSPI channel frequency support

## Table 46. DSPI timing<sup>1,2</sup>

#	Symbol C		С	Characteristic	Condition	Min.	Max.	Unit
1	t <sub>SCK</sub>	CC	D	SCK Cycle Time <sup>3,4,5</sup>		24.4 ns	2.9 ms	—
2	t <sub>CSC</sub>	СС	D	PCS to SCK Delay <sup>6</sup>		22 <sup>7</sup>	_	ns
3	t <sub>ASC</sub>	СС	D	After SCK Delay <sup>8</sup>		21 <sup>9</sup>	_	ns
4	t <sub>SDC</sub>	СС	D	SCK Duty Cycle		$(\frac{1}{2}t_{SC}) - 2$	(½t <sub>SC</sub> ) + 2	ns
5	t <sub>A</sub>	СС	D	Slave Access Time (SS active to SOUT driven)			25	ns
6	t <sub>DIS</sub>	СС		Slave SOUT Disable Time ( $\overline{SS}$ inactive to SOUT High-Z or invalid)			25	ns
7	t <sub>PCSC</sub>	СС	D	PCSx to PCSS time		4 <sup>10</sup>	_	ns
8	t <sub>PASC</sub>	СС	D	PCSS to PCSx time		5 <sup>11</sup>	_	ns



#	Symbol		Symbol		Symbol		С	Characteristic	Condition	Min.	Max.	Unit
9	9 t <sub>SUI</sub> CC			Data	Setup Time for Inputs							
			D	Master (MTFE = 0)	V <sub>DDEH</sub> =4.75–5.25 V	20		ns				
			D		V <sub>DDEH</sub> =3–3.6 V	22	_					
			D	Slave		2	_					
			D	Master (MTFE = 1, CPHA = $0$ ) <sup>12</sup>		8	_					
			D	Master (MTFE = 1, CPHA = 1)	V <sub>DDEH</sub> =4.75–5.25 V	20	—					
			D		V <sub>DDEH</sub> =3-3.6 V	22	—					
10	10 t <sub>HI</sub> CC			Data	a Hold Time for Inputs							
			D	Master (MTFE = 0)		-4	—	ns				
			D	Slave		7	—					
			D	Master (MTFE = 1, CPHA = $0$ ) <sup>12</sup>		21	—					
			D	Master (MTFE = 1, CPHA = 1)		-4	—					
11	t <sub>SUO</sub>	IO         CC         Data Valid (after SCK edge)										
			D	Master (MTFE = 0)	V <sub>DDEH</sub> =4.75–5.25 V	_	5	ns				
			D		V <sub>DDEH</sub> =3-3.6 V	—	6.3					
			D	Slave	V <sub>DDEH</sub> =4.75–5.25 V	—	25					
			D		V <sub>DDEH</sub> =3-3.6 V	_	25.7					
			D	Master (MTFE = 1, CPHA = 0)		_	21					
			D	Master (MTFE = 1, CPHA = 1)	V <sub>DDEH</sub> =4.75–5.25 V	_	5					
			D		V <sub>DDEH</sub> =3-3.6 V	_	6.3					
12	t <sub>HO</sub>	СС		Data	Hold Time for Outputs							
			D	Master (MTFE = 0)	V <sub>DDEH</sub> =4.75–5.25 V	-5	—	ns				
			D		V <sub>DDEH</sub> =3-3.6 V	-6.3	_					
			D	Slave		5.5						
			D	Master (MTFE = 1, CPHA = 0)		3						
			D	Master (MTFE = 1, CPHA = 1)	V <sub>DDEH</sub> =4.75–5.25 V	-5	_	]				
			D		V <sub>DDEH</sub> =3-3.6 V	-6.3						

## Table 46. DSPI timing<sup>1,2</sup> (continued)

<sup>1</sup> All DSPI timing specifications use the fastest slew rate (SRC = 0b11) on pad type pad\_msr. DSPI signals using pad type of pad\_ssr have an additional delay based on the slew rate. DSPI timing is specified at  $V_{DDEH}$  = 3.0 to 3.6 V,  $T_A$  =  $T_L$  to  $T_H$ , and  $C_L$  = 50 pF with SRC = 0b11.

<sup>2</sup> Data is verified at  $f_{SYS}$  = 102 MHz and 153 MHz (100 MHz and 150 MHz + 2% frequency modulation).

<sup>3</sup> The minimum DSPI Cycle Time restricts the baud rate selection for given system clock rate. These numbers are calculated based on two MPC5642A devices communicating over a DSPI link.

<sup>4</sup> The actual minimum SCK cycle time is limited by pad performance.

<sup>5</sup> For DSPI channels using LVDS output operation, up to 40 MHz SCK cycle time is supported. For non-LVDS output, maximum SCK frequency is 20 MHz. Appropriate clock division must be applied.

<sup>6</sup> The maximum value is programmable in DSPI\_CTARx[PSSCK] and DSPI\_CTARx[CSSCK].

MPC5642A Microcontroller Data Sheet, Rev. 3.1

Freescale Semiconductor

# NP

#### **Electrical characteristics**

- <sup>7</sup> Timing met when PCSSCK = 3 (01), and CSSCK = 2 (0000)
- <sup>8</sup> The maximum value is programmable in DSPI\_CTARx[PASC] and DSPI\_CTARx[ASC].
- <sup>9</sup> Timing met when ASC = 2 (0000), and PASC = 3 (01)
- $^{10}$  Timing met when PCSSCK = 3
- <sup>11</sup> Timing met when ASC = 3

<sup>12</sup> This number is calculated assuming the SMPL\_PT bitfield in DSPI\_MCR is set to 0b10.





Figure 24. DSPI classic SPI timing (master, CPHA = 0)










Figure 26. DSPI classic SPI timing (slave, CPHA = 0)

MPC5642A Microcontroller Data Sheet, Rev. 3.1

Freescale Semiconductor






Figure 27. DSPI classic SPI timing (slave, CPHA = 1)






Figure 28. DSPI modified transfer format timing (master, CPHA = 0)










Figure 30. DSPI modified transfer format timing (slave, CPHA = 0)

MPC5642A Microcontroller Data Sheet, Rev. 3.1

Freescale Semiconductor



**Electrical characteristics** 




Figure 31. DSPI modified transfer format timing (slave, CPHA = 1)




Figure 32. DSPI PCS strobe (PCSS) timing



## 3.17.9 eQADC SSI timing

CLOAD = 25 pF on all outputs. Pad drive strength set to maximum.								
#	Symbol		с	Poting	Valu			
#			C	Rating	Min	Тур Мах		Unit
1	f <sub>FCK</sub>	СС	D	FCK Frequency <sup>2,3</sup>	1/17		1/2	f <sub>SYS_CL</sub>
1	t <sub>FCK</sub>	СС	D	FCK Period (t <sub>FCK</sub> = 1/ f <sub>FCK</sub> )	2		17	t <sub>SYS_CLI</sub>
2	t <sub>FCKHT</sub>	СС	D	Clock (FCK) High Time	$t_{\text{SYS}\_\text{CLK}} - 6.5$		9 * t <sub>SYS_CLK</sub> + 6.5	ns
3	t <sub>FCKLT</sub>	СС	D	Clock (FCK) Low Time	$t_{SYS\_CLK} - 6.5$		8 * t <sub>SYS_CLK</sub> + 6.5	ns
4	$t_{SDS\_LL}$	СС	D	SDS Lead/Lag Time	-7.5		7.5	ns
5	$t_{\rm SDO_LL}$	СС	D	SDO Lead/Lag Time	-7.5		7.5	ns
6	t <sub>DVFE</sub>	СС		Data Valid from FCK Falling Edge (t <sub>FCKLT</sub> + t <sub>SDO_LL</sub> )	1			ns
7	t <sub>EQ_SU</sub>	СС	D	eQADC Data Setup Time (Inputs)	22			ns
8	t <sub>EQ_HO</sub>	CC	D	eQADC Data Hold Time (Inputs)	1			ns

### Table 47. eQADC SSI timing characteristics (pads at 3.3 V or at 5.0 V)<sup>1</sup>

<sup>1</sup> SSI timing specified at  $f_{SYS}$  = 80 MHz,  $V_{DD}$  = 1.14 V to 1.32 V,  $V_{DDEH}$  = 4.75 V to 5.25 V,  $T_A$  =  $T_L$  to  $T_H$ , and  $C_L$  = 50 pF with SRC = 0b00.

<sup>2</sup> Maximum operating frequency is highly dependent on track delays, master pad delays, and slave pad delays.

<sup>3</sup> FCK duty is not 50% when it is generated through the division of the system clock by an odd number.




Figure 33. eQADC SSI timing

MPC5642A Microcontroller Data Sheet, Rev. 3.1

Freescale Semiconductor



**Electrical characteristics** 

## 3.17.10 FlexCAN system clock source

## Table 48. FlexCAN engine system clock divider threshold

#	Symbol	Characteristic	Value	Unit
1	f <sub>CAN_TH</sub>	FlexCAN engine system clock threshold	100	MHz

## Table 49. FlexCAN engine system clock divider

System frequency	Required SIU_SYSDIV[CAN_SRC] value
≤ f <sub>CAN_TH</sub>	0 <sup>1,2</sup>
> f <sub>CAN_TH</sub>	1 <sup>2,3</sup>

<sup>1</sup> Divides system clock source for FlexCAN engine by 1


<sup>2</sup> System clock is only selected for FlexCAN when CAN\_CR[CLK\_SRC] = 1
 <sup>3</sup> Divides system clock source for FlexCAN engine by 2



# 4 Packages

# 4.1 Package mechanical data

## 4.1.1 176 LQFP



MPC5642A Microcontroller Data Sheet, Rev. 3.1

Freescale Semiconductor






Figure 34. 176 LQFP package mechanical drawing (part 1)

Figure 35. 176 LQFP package mechanical drawing (part 2)



		ONS D1	AND F1			могр	PROTRUSIC		OWARLE		
	<ol> <li>DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25MM PER SIDE. DIMENSIONS D1 AND E1 DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE DATUM H.</li> </ol>										
2	ALLOWA EXCEED DAMBA BETWEE	ABLE DA D THE N R CAN	AMBAR PR 1AXIMUM & NOT BE L TRUSION 4	OTRUS	DE DAMBA SION SHALL NSION BY D ON THE N ADJACEN	NOT ( MORE LOWER	CAUSE THE THEN 0.081 RADIUS C	LEAD MM. DR THE	WIDTH TO FOOT. M	с мимілі	MM
DIM	MIN	NOM	МАХ	DIM	MIN	NOM	MAX	DIM	MIN	NOM	MAX
			1.6	L1							
A			1.0			1 REF					
A A1	0.05		0.15	R1	0.08	I KEF					
		1.4			0.08 0.08	IKLF	0.2				
A1	0.05	1.4 0.22	0.15	R1	0.08	D.2 REF					
A1 A2	0.05 1.35		0.15 1.45	R1 R2	0.08						
A1 A2 b	0.05 1.35 0.17	0.22	0.15 1.45 0.27	R1 R2 S	0.08	D.2 REF	-				
A1 A2 b b1	0.05 1.35 0.17 0.17	0.22	0.15 1.45 0.27 0.23	R1 R2 S 6	0.08 0*	D.2 REF	-				
A1 A2 b b1 c	0.05 1.35 0.17 0.17 0.09 0.09	0.22	0.15 1.45 0.27 0.23 0.2 0.16	R1 R2 S 0 01	0.08 0° 0°	0.2 REF 3.5°	- 7° 				
A1 A2 b b1 c c1	0.05 1.35 0.17 0.17 0.09 0.09	0.22 0.2	0.15 1.45 0.27 0.23 0.2 0.16	R1 R2 S 0 01 02	0.08 0° 0° 11°	0.2 REF 3.5° 12°	7°  13°				
A1 A2 b b1 c c1 D	0.05 1.35 0.17 0.17 0.09 0.09	0.22 0.2 26 BSC	0.15 1.45 0.27 0.23 0.2 0.16	R1 R2 S 0 01 02	0.08 0° 0° 11°	0.2 REF 3.5° 12°	7°  13°				
A1 A2 b1 c c1 D D1	0.05 1.35 0.17 0.17 0.09 0.09	0.22 0.2 26 BSC 24 BSC	0.15 1.45 0.27 0.23 0.2 0.16	R1 R2 S 0 01 02	0.08 0° 0° 11°	0.2 REF 3.5° 12°	7°  13°				
A1 A2 b1 c1 D1 e	0.05 1.35 0.17 0.17 0.09 0.09	0.22 0.2 26 BSC 24 BSC 0.5 BSC	0.15 1.45 0.27 0.23 0.2 0.16	R1 R2 S 0 01 02	0.08 0° 11° 11°	0.2 REF 3.5* 12* 12*	7°  13° 13°		REEE	PANCE	
A1 A2 b1 c1 D1 e E	0.05 1.35 0.17 0.17 0.09 0.09	0.22 0.2 26 BSC 24 BSC 0.5 BSC 26 BSC	0.15 1.45 0.27 0.23 0.2 0.16	R1 R2 S 0 01 02	0.08 0° 11° 11°	D.2 REF 3.5° 12° 12°	7° ––– 13° 13° MENSION TOLERANC	ES			
A1 A2 b1 c1 D1 e E E1	0.05 1.35 0.17 0.09 0.09 0.09	0.22 0.2 26 BSC 24 BSC 0.5 BSC 26 BSC 24 BSC 0.6	0.15 1.45 0.27 0.23 0.2 0.16	R1 R2 S 0 01 02 03	0.08 0° 11° 11°	D.2 REF 3.5° 12° 12°	7°  13° 13°	<u>ES</u> 5M			0-1392

Figure 36. 176 LQFP package mechanical drawing (part 3)

NP



## 4.1.2 208 MAPBGA




Figure 37. 208 MAPBGA package mechanical drawing (part 1)






Figure 38. 208 MAPBGA package mechanical drawing (part 2)



## Packages

## 4.1.3 324 TEPBGA




Figure 39. 324 BGA package mechanical drawing (part 1)

#### Packages

Rug and allow	MECHANICAL	LOUTLINES	DOCUMENT NO: 98ASS23840W					
Treescale     semiconductor     FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	DICTIONARY		PAGE:	1158				
DIRECTLY FROM THE DOCUMENT CONTROLLED EXCEPT WHEN ACCESSED DIRECTLY FROM THE DOCUMENT CONTROL REPOSITORY, PRINTED VERSIONS ARE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED COPY" IN RED.	DO NOT SCALE	THIS DRAWING	REV:	D				
NOTES:								
1. ALL DIMENSIONS IN MILLIME	TERS.							
2. DIMENSIONING AND TOLERA	NCING PER ASME	Y14.5M-1994.						
3. MAXIMUM SOLDER BALL DI	METER MEASURED	PARALLEL TO D	ATUM A.					
DATUM A, THE SEATING PL	DATUM A, THE SEATING PLANE, IS DETERMINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.							
DARALLELISM MEASUREMEN OF PACKAGE.	T SHALL EXCLUDE	ANY EFFECT OF	MARK OI	N TOP SURFACE				
TITLE: PBGA, 324	1/0,	CASE NUMBER: 1	158-03					
23 X 23 P		STANDARD: JEDE	C MS-03	34 AAJ-1				
1 MM PITCH (C	JMPAC)	PACKAGE CODE:	5241	SHEET: 2				

## Figure 40. 324 BGA package mechanical drawing (part 2)

MPC5642A Microcontroller Data Sheet, Rev. 3.1

NP



**Ordering information** 

#### **Ordering information** 5

Table 50 shows the orderable part numbers for the MPC5642A series.

#### Table 50. Orderable part number summary

Part number	Flash/SRAM	Package	Speed (MHz)
SPC5642AF2MLU1	2 MB/128 KB	176 LQFP (Pb free)	150
SC667201MMG1	2 MB/128 KB	208 MAPBGA (Pb free)	1
SPC5642AF2MVZ1	2 MB/128 KB	324 TEPBGA	1
SPC5642AF2MLU2	2 MB/128 KB	176 LQFP (Pb free)	120
SC667201MMG2	2 MB/128 KB	208 MAPBGA (Pb free)	1
SPC5642AF2MVZ2	2 MB/128 KB	324 TEPBGA	1
SPC5642AF2MLU3	2 MB/128 KB	176 LQFP (Pb free)	80
SC667201MMG3	2 MB/128 KB	208 MAPBGA (Pb free)	1
SPC5642AF2MVZ3	2 MB/128 KB	324 TEPBGA	1

#### Example code: MPC 5642A F0 М ٧Z 1 **Qualification Status** Product Family ATMC Fab and Mask Revision Temperature Range Package Maximum Frequency -Package Code LU = 176 LQFP **Qualification Status** Fab and Mask Revision MPC = Industrial qualified F = ATMC SPC = Automotive qualified 0 = Revision MG = 208 MAPBGA PC = Prototype VZ = 324 TEPBGA Temperature spec. Maximum Frequency Product $M = -40 \degree C$ to 125 $\degree C$ 5642A = MPC5642A family 1 = 150 MHz 2 = 120 MHz3 = 80 MHz

### Figure 41. Product code structure





# 6 Document revision history

Table 51 summarizes customer facing revisions to this document.

05 Oct 2010       1       Initial release         26 Mar 2012       2       Figure 1 (MPC5642A series block diagram), added ECSM block and its definiti elegend.         Table 2 (MPC5642A series block summary), added the following blocks: REAC ECSM, FMPLL, PIT and SWT.       ECSM, FMPLL, PIT and SWT.	Substantive changes				
elegend. Table 2 (MPC5642A series block summary), added the following blocks: REA ECSM, FMPLL, PIT and SWT.					
Updated Table 8 (Absolute maximum ratings)         In 3, Electrical characteristics, deleted the "Recommended operating condition subsection.         Table 14 (PMC operating conditions and external regulators supply voltage), r minimum value of Vpopteg and its footnote.         Updated Table 25 (DMC electrical characteristics)         Updated Table 20 (DC electrical specifications)         Figure 8 (Core voltage regulator controller external components preferred configuration), added "T1" label to indicate the transistor.         Table 20 (DC electrical specifications), in the V <sub>DDE</sub> column changed a 5.25         Table 21 (I/O pad average I <sub>DDE</sub> specifications), in the V <sub>DDE</sub> column changed a 5.25         Table 24 (DSPI LVDS pad specification):         Renamed V <sub>OC</sub> , was V <sub>DD</sub> Updated minimum and maximum value of V <sub>OC</sub> deleted all footnote         Table 26 (Temperature sensor electrical characteristics)         Updated Section 3.12, eQADC electrical sensitics         Added Section 3.13, Configuring SRAM wait states         Updated Table 32 (Flash program and erase specifications)         Table 31 (APC, RWSC, WWSC settings vs. frequency of operation)         Updated Table 32 (Flash program and erase specifications)         Table 33 (Flash EEPROM module life):         updated table 32 (Flash program and erase specifications)         Table 33 (Flash EEPROM module life):         updated table 33 (Flash AC specifications (V <sub>DDE</sub> = 4.	CN, SIU, ns" removed 0.9, was all 5.5 to nd all values °C)				



**Document revision history** 

Date	Revision	Substantive changes
26 Mar 2012	2 (cont'd)	Merged "DSPI timing (V <sub>DDEH</sub> = 3.0 to 3.6 V)" and "DSPI timing (V <sub>DDEH</sub> = 4.5 to 5.5V)" tables into Table 46 (DSPI timing·) and changed all parameter classification to D Table 47 (eQADC SSI timing characteristics (pads at 3.3 V or at 5.0 V)) changed all parameter classification to D
04 May 2012	3	<ul> <li>Minor editorial changes and improvements throughout.</li> <li>In Section 2.4, Signal summary, Table 3 (MPC5642A signal properties), updated the following properties for the Nexus" title for this pin group.</li> <li>Added a footnote to the "Nexus" title for this pin group.</li> <li>Added a footnote to the "Name" entry for EVTO.</li> <li>Updated the "Status During reset" entry for EVTO.</li> <li>In Section 3.2, Maximum ratings, Table 8 (Absolute maximum ratings), removed the "TBD - To be defined" footnote.</li> <li>In Section 3.6, Power management control (PMC) and power on reset (POR) electrical specifications, removed the "Voltage regulator controller (VRC) electrical specifications, removed the "Voltage regulator controller (VRC) electrical specifications, and be defined" footnote.</li> <li>In Section 3.9, DC electrical specifications, Table 20 (DC electrical specifications), removed the "TBD - To be defined" footnote.</li> <li>In Section 3.9, I/O pad current specifications, Table 21 (I/O pad average I<sub>DDE</sub> specifications):</li> <li>Updated values and replaced TBDs with numerical data.</li> <li>Removed the "TBD - To be defined" footnote.</li> <li>In Section 3.9.1, I/O pad V<sub>RC33</sub> current specifications, Table 22 (I/O pad V<sub>RC33</sub> average I<sub>DDE</sub> specifications):</li> <li>Updated values and replaced TBDs with numerical data.</li> <li>Removed the "TBD - To be defined" footnote.</li> <li>In Section 3.14, Platform flash controller electrical characteristics, Table 31 (APC, RWSC, WWSC settings vs. frequency of operation), removed the "TBD - To be defined" footnote.</li> <li>In Section 5, Ordering information, Table 50 (Orderable part number summary):</li> <li>Changed "MPC5642AF0MMG1" to "SC667201MMG1".</li> <li>Changed "MPC5642AF0MMG1" to "SC667201MMG1".</li> <li>Changed "MPC5642AF0MMG3" to "SC667201MMG3".</li> <li>In Table 51 (Revision history), removed several erroneous items from the Revision 2 entry.</li> </ul>
29 Jun 2012	3.1	No content changes, technical or editorial, were made in this revision. Removed the "preliminary" footers throughout. Changed "Data Sheet: Advance Information" to "Data Sheet: Technical Data" on page 1. Removed the "product under development" disclaimer on page 1.

Table 51.	Revision	history (	(continued)
-----------	----------	-----------	-------------



\_\_\_\_\_

**Document revision history** 

MPC5642A Microcontroller Data Sheet, Rev. 3.1

Freescale Semiconductor



#### How to Reach Us:

Home Page: freescale.com

Web Support: freescale.com/support Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: http://www.reg.net/v2/webservices/Freescale/Docs/TermsandConditions.htm

Freescale, the Freescale logo, AltiVec, C-5, CodeTest, CodeWarrior, ColdFire, C-Ware, Energy Efficient Solutions logo, Kinetis, mobileGT, PowerQUICC, Processor Expert, QorlQ, Qorivva, StarCore, Symphony, and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, ColdFire+, CoreNet, Flexis, MagniV, MXC, Platform in a Package, QorlQ Qonverge, QUICC Engine, Ready Play, SafeAssure, SMARTMOS, TurboLink, Vybrid, and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2009, 2010, 2012 Freescale Semiconductor, Inc.

Document Number: MPC5642A Rev. 3.1 06/2012



